On-chip reference oscillators with process, supply voltage and temperature compensation

Here we present the design and implementation of a 130-MHz on-chip reference oscillator in a 0.18-µm 1-ploy 6-metal digital CMOS process. To compensate for the influences on the oscillation frequency by process, supply voltage and temperature (PVT) variations, the oscillator uses a bias adjustment technique without BJT devices, on-chip inductors or external components. Measurements of 8 samples in the 0 to 100°C temperature range indicate an average deviation of ±4.99% in the oscillation frequency. The process-induced frequency deviation is ±1.13% across chips at room temperature. The deviation of frequency with 10% supply voltage variation is within ±5.4%.

[1]  Andre Vilas Boas,et al.  A temperature compensated digitally trimmable on-chip IC oscillator with low voltage inhibit capability , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  Juha Kostamovaara,et al.  A 1-V, self adjusting, 5-MHz CMOS RC-oscillator , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3]  Farrokh Ayazi,et al.  A 7-MHz process, temperature and supply compensated clock oscillator in 0.25 /spl mu/m CMOS , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Jiin-Chuan Wu,et al.  A process and temperature compensated ring oscillator , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[5]  Soon-Jyh Chang,et al.  A current compensated reference oscillator , 2009, 2009 International Symposium on VLSI Design, Automation and Test.