Joint Crosstalk-Avoidance and Error-Correction Coding for Parallel Data Buses

Communication in integrated circuits faces two major impediments: inter-wire capacitive coupling and noise. Coding can be used to address both these problems. So-called crosstalk-avoidance codes mitigate capacitive coupling, and traditional error-correction codes introduce resilience against channel errors. Unfortunately, crosstalk-avoidance and error-correction codes cannot be combined in a straightforward manner. On the one hand, crosstalk-avoidance encoding followed by error-correction encoding destroys the crosstalk-avoidance property. On the other hand, error-correction encoding followed by crosstalk-avoidance encoding causes the crosstalk-avoidance decoder to fail in the presence of errors. Existing approaches circumvent this difficulty by using additional bus wires to protect the parities generated from the output of the error-correction encoder, and are therefore inefficient. In this paper, we propose a novel joint crosstalk-avoidance and error-correction coding and decoding scheme that provides higher bus transmission rates compared with existing approaches. Our joint approach carefully embeds the parities such that the crosstalk-avoidance property is preserved. We analyze the rate and minimum distance of the proposed scheme. We also provide a density evolution analysis and predict iterative decoding thresholds for reliable communication under random bus erasures. This density evolution analysis is nonstandard, since the crosstalk-avoidance constraints are inherently nonlinear.

[1]  Ram Krishnamurthy,et al.  A transition-encoded dynamic bus technique for high-performance interconnects , 2003 .

[2]  Rüdiger L. Urbanke,et al.  Modern Coding Theory , 2008 .

[3]  Anantha Chandrakasan,et al.  A bus energy model for deep submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Naresh R. Shanbhag,et al.  Reliable and efficient system-on-chip design , 2004, Computer.

[5]  Kai Zhang,et al.  High-throughput layered decoder implementation for quasi-cyclic LDPC codes , 2009, IEEE Journal on Selected Areas in Communications.

[6]  Rüdiger L. Urbanke,et al.  Design of capacity-approaching irregular low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[7]  Bo Fu.  Crosstalk-aware multiple error control for reliable on -chip interconnects , 2010 .

[8]  Yehea I. Ismail,et al.  Serial-link bus: a low-power on-chip bus architecture , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[9]  Partha Pratim Pande,et al.  Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  Jay Cheng,et al.  A Bit-Stuffing Algorithm for Crosstalk Avoidance in High Speed Switching , 2010, 2010 Proceedings IEEE INFOCOM.

[11]  Theodoros K. Konstantakopoulos.  Implementation of delay and power reduction in deep sub-micron buses using coding , 2002 .

[12]  Naresh R. Shanbhag,et al.  Coding for systern-on-chip networks: a unified framework , 2004, Proceedings. 41st Design Automation Conference, 2004..

[13]  H.-A. Loeliger,et al.  An introduction to factor graphs , 2004, IEEE Signal Process. Mag..

[14]  Yehea I. Ismail,et al.  Crosstalk-Aware Multiple Error Detection Scheme Based on Two-Dimensional Parities for Energy Efficient Network on Chip , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Tadashi Wadayama,et al.  Bounds on asymptotic rate of capacitive crosstalk avoidance codes for on-chip buses , 2016, 2016 IEEE International Symposium on Information Theory (ISIT).

[16]  Naresh R. Shanbhag,et al.  Coding for reliable on-chip buses: a class of fundamental bounds and practical codes , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Yu Hu,et al.  Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[18]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[19]  Rüdiger L. Urbanke,et al.  The capacity of low-density parity-check codes under message-passing decoding , 2001, IEEE Trans. Inf. Theory.

[20]  Paul-Peter Sotiriadis,et al.  Interconnect modeling and optimization in deep sub-micron technologies , 2002 .

[21]  Luca Benini,et al.  Networks on Chips: From research to products , 2010, Design Automation Conference.

[22]  Kurt Keutzer,et al.  Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[23]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[24]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[25]  Anantha Chandrakasan,et al.  Reducing bus delay in submicron technology using coding , 2001, ASP-DAC '01.

[26]  Wei Hwang,et al.  Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[27]  H. Jin,et al.  Irregular repeat accumulate codes , 2000 .

[28]  M.A. Elgamel,et al.  Interconnect noise analysis and optimization in deep submicron technology , 2003, IEEE Circuits and Systems Magazine.

[29]  Chih-Hsing Lin,et al.  Embedded Transition Inversion Coding With Low Switching Activity for Serial Links , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.