Exploring Schmitt Trigger Circuits for Process Variability Mitigation

Process variability has become one of the major factors concerning variations in IC metrics, such as performance and energy consumption, due to the aggressive technology and voltage scaling. This work analyzes the impact on the variability robustness of a Schmitt Trigger-based technique. Several works point out that the considered technique helps to improve the variability robustness at the electrical level. The technique was applied on four Full Adder considering two different Schmitt Triggers designs at the layout level using the 7nm FinFET technology node from ASAP7. Performance, energy, and area are taken into account. Results show, on average, up to 36% and 45% improvement in delay and energy variability robustness, respectively.

[1]  W. Badawy,et al.  Low-power single-bit full adder cells , 2003, Canadian Journal of Electrical and Computer Engineering.

[2]  Cristina Meinhardt,et al.  Evaluation of variability using Schmitt trigger on full adders layout , 2018, Microelectron. Reliab..

[3]  Saurabh Sinha,et al.  ASAP7: A 7-nm finFET predictive process design kit , 2016, Microelectron. J..

[4]  Aminul Islam,et al.  Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells , 2015, IET Circuits Devices Syst..

[5]  Sani R. Nassif,et al.  Process variability at the 65nm node and beyond , 2008, 2008 IEEE Custom Integrated Circuits Conference.