VeriSFQ: A Semi-formal Verification Framework and Benchmark for Single Flux Quantum Technology
暂无分享,去创建一个
Shahin Nazarian | Massoud Pedram | Arash Fayyazi | Hang Sun | Kevin Su | Alvin D. Wong | Massoud Pedram | Shahin Nazarian | Hang Sun | A. Fayyazi | A. D. Wong | Kevin Su
[1] John P. Hayes,et al. Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..
[2] K. Gaj,et al. High speed testing of a four-bit RSFQ decimation digital filter , 1997, IEEE Transactions on Applied Superconductivity.
[3] Jonathan Bromley,et al. If SystemVerilog is so good, why do we need the UVM? Sharing responsibilities between libraries and the core language , 2013, Proceedings of the 2013 Forum on specification and Design Languages (FDL).
[4] Alireza Shafaei,et al. SFQmap: A Technology Mapping Tool for Single Flux Quantum Logic Circuits , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).
[5] Peter A. Beerel,et al. A Robust and Tree-Free Hybrid Clocking Technique for RSFQ Circuits - CSR Application , 2017, 2017 16th International Superconductive Electronics Conference (ISEC).
[6] F. Brglez,et al. A neutral netlists of 10 combinational circuits and a target translator in FORTRAN , 1985 .
[7] Thomas N. Theis,et al. The End of Moore's Law: A New Beginning for Information Technology , 2017, Computing in Science & Engineering.
[8] Massoud Pedram,et al. ColdFlux Superconducting EDA and TCAD Tools Project: Overview and Progress , 2019, IEEE Transactions on Applied Superconductivity.
[9] D. S. Holmes,et al. Energy-Efficient Superconducting Computing—Power Budgets and Requirements , 2013, IEEE Transactions on Applied Superconductivity.
[10] W. H. Mallison,et al. High-speed single-flux-quantum circuit using planarized niobium-trilayer Josephson junction technology , 1995 .
[11] O A Mukhanov,et al. Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.
[12] Eby G. Friedman,et al. Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.
[13] Massoud Pedram,et al. PBMap: A Path Balancing Technology Mapping Algorithm for Single Flux Quantum Logic Circuits , 2018, IEEE Transactions on Applied Superconductivity.
[14] Shahin Nazarian,et al. Accelerating Coverage Directed Test Generation for Functional Verification: A Neural Network-based Framework , 2018, ACM Great Lakes Symposium on VLSI.
[15] Alireza Shafaei,et al. Design of multiple fanout clock distribution network for rapid single flux quantum technology , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).
[16] M. Gouker,et al. Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al– $\hbox{AlO}_{\rm x}\hbox{/Nb} $ Josephson Junctions for VLSI Circuits , 2014, IEEE Transactions on Applied Superconductivity.
[17] Alireza Shafaei,et al. An Integrated Row-Based Cell Placement and Interconnect Synthesis Tool for Large SFQ Logic Circuits , 2017, IEEE Transactions on Applied Superconductivity.
[18] Kazuyoshi Takagi,et al. A Verification Method for Single-Flux-Quantum Circuits Using Delay-Based Time Frame Model , 2015, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[19] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[20] Massoud Pedram,et al. Design Automation Methodology and Tools for Superconductive Electronics , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[21] Coenrad J. Fourie,et al. Extraction of DC-Biased SFQ Circuit Verilog Models , 2018, IEEE Transactions on Applied Superconductivity.