Global cost functions for test generation

The authors present a new cost function (GLOBAL) which is used to guide the decision process in test generation algorithms. By analyzing the global fanout structure of the circuit, GLOBAL guides the search for a test toward decisions that are least likely to result in conflict. The results obtained indicate that GLOBAL is a consistently superior guidance heuristic for test generation. Compared with previous cost functions, it provides greater fault coverage in approximately the same number of tests and usually in less CPU time. It appears to be more consistent and hence it can be reliably used on large circuits. GLOBAL identifies both lines whose justification is conflict free and lines whose justification is likely to lead to conflicts. Although its worst-case complexity is exponential in the number of stems, the analysis done by GLOBAL is performed only once, while its results are used at every decision step of an algorithm with a similar worst-case behavior. The results show that the time gained in test generation usually outweighs the time spent in preprocessing.<<ETX>>

[1]  André Ivanov,et al.  Dynamic testability measures for ATPG , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  M. Ray Mercer,et al.  A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.

[3]  J. Paul Roth,et al.  A Heuristic Algorithm for the Testing of Asynchronous Circuits , 1971, IEEE Transactions on Computers.

[4]  Jian-Cao Wang,et al.  A New Testability Measure for Digital Circuits , 1986, ITC.

[5]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[6]  R. G. Bennetts,et al.  Erratum: CAMELOT: a computer-aided measure for logic testability , 1981 .

[7]  Robert Hum,et al.  Applications of Testability Analysis: From ATPG to Critical Delay Path Tracing , 1984, ITC.

[8]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[9]  M. Abramovici,et al.  SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.

[10]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[11]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[12]  L. H. Goldstein,et al.  SCOAP: Sandia Controllability/Observability Analysis Program , 1988, 17th Design Automation Conference.

[13]  Janak H. Patel,et al.  Experimental evaluation of testability measures for test generation (logic circuits) , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Ilan Y. Spillinger,et al.  G-RIDDLE: a formal analysis of logic designs conducive to the acceleration of backtracing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.