论文信息 - A highly efficient method for extracting FSMs from flattened gate-level netlist

A highly efficient method for extracting FSMs from flattened gate-level netlist

This paper proposes a novel method for extracting Finite State Machines (FSMs) from flattened gate-level netlist. The proposed method which employs a potential state register elimination technique and a two-level FSM separation strategy is highly applicable to control-intensive circuits. The potential state register elimination technique is based on control signal identification whereas the two-level FSM separation strategy is based on enable tree identification and the strongly connected components algorithm. To demonstrate the efficacy and to illustrate the unique features of the proposed FSM extraction method, the Synopsys DesignWare DW8051 microcontroller is used as the benchmark circuit for comparison and simulations. Results show that the proposed method reduces the complexity of the extracted FSMs in terms of number of state registers in an FSM by more than 90% as compared to the reported technique.

[1] Melvin A. Breuer,et al. Extraction of a Highlevel Structural Representation from Circuit Descriptions with Applications to DFT/BIST "Lambda , 1994, 31st Design Automation Conference.

[2] R. K. Shyamasundar,et al. Introduction to algorithms , 1996 .

[3] J. Kumagai,et al. Chip detectives [reverse engineering] , 2000 .

[4] Ziyad Hanna,et al. High capacity and automatic functional extraction tool for industrial VLSI circuit designs , 2002, ICCAD 2002.

[5] Tiziano Villa,et al. An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.