Hierarchical Partitioning for Piecewise Linear Algorithms

Processor arrays are used as accelerators for plenty of data flow-dominant applications. The explosive growth in research and development of massively parallel processor array architectures has lead to demand for mapping tools to realize the full potential of these architectures. Such architectures are characterized by hierarchies of parallelism and memory structures, i.e. processor array apart from different levels of cache arrays have a number of processing elements (PE) where each PE can further contain sub-word parallelism. In order to handle large scale problems, balance local memory requirements with I/O-bandwidth, and use different hierarchies of parallelism and memory, one needs a sophisticated transformation called hierarchical partitioning. In this paper, we introduce for the first time a detailed methodology encompassing hierarchical partitioning

[1]  Jürgen Teich.  A compiler for application specific processor arrays , 1993 .

[2]  Frank Hannig,et al.  A Formal Methodology for Hierarchical Partitioning of Piecewise Linear Algorithms , 2006 .

[3]  Jürgen Teich,et al.  Controller Synthesis for Mapping Partitioned Programs on Array Architectures , 2006, ARCS.

[4]  Nikil D. Dutt,et al.  Code Transformations for Data Transfer and Storage Exploration Preprocessing in Multimedia Processors , 2001, IEEE Des. Test Comput..

[5]  Richard C. Dorf,et al.  Field-Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems , 1995 .

[6]  Michael Wolfe,et al.  High performance compilers for parallel computing , 1995 .

[7]  Christian Lengauer,et al.  Loop Parallelization in the Polytope Model , 1993, CONCUR.

[8]  Jürgen Teich,et al.  Exact Partitioning of Affine Dependence Algorithms , 2002, Embedded Processor Design Challenges.

[9]  Uwe Eckhardt,et al.  Hierarchical algorithm partitioning at system level for an improved utilization of memory structures , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Steven Derrien,et al.  Interfacing compiled FPGA programs: the MMAlpha approach , 2000, International Conference on Parallel and Distributed Processing Techniques and Applications.

[11]  Ingemar J. Cox,et al.  IEEE SIGNAL PROCESSING SOCIETY , 2008 .

[12]  Jürgen Teich,et al.  Design Space Exploration for Massively Parallel Processor Arrays , 2001, PaCT.

[13]  Chuan-Lin Wu,et al.  Interconnection Networks for Parallel and Distributed Processing , 1984 .

[14]  Jürgen Teich,et al.  Regular mapping for coarse-grained reconfigurable architectures , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.