PAELib: A VHDL Library for Area and Power Dissipation Estimation of CMOS Logic Circuits

In this paper, the PAELib - an occupied area and power dissipation estimation library written in VHDL - and its use cases are presented. Estimates are based on the structural descripti ...