Bus Decryption Overhead Minimization with Code Compression
暂无分享,去创建一个
[1] Luca Benini,et al. Code compression architecture for cache energy minimisation in embedded systems , 2002 .
[2] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[3] Marten van Dijk,et al. Efficient memory integrity verification and encryption for secure processors , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[4] Andrew Wolfe,et al. Executing compressed programs on an embedded RISC architecture , 1992, MICRO 1992.
[5] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[6] Jürgen Teich,et al. Real-Time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration , 2004, IEEE International Parallel and Distributed Processing Symposium.
[7] Jörg Henkel,et al. Code compression for low power embedded system design , 2000, Proceedings 37th Design Automation Conference.
[8] G. Edward Suh,et al. AEGIS: architecture for tamper-evident and tamper-resistant processing , 2003 .
[9] Jean-Didier Legat,et al. Enhancing security in the memory management unit , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.
[10] Eduardo Afonso Billo,et al. Design of a Decompressor Engine on a SPARC Processor , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.
[11] Lionel Torres,et al. Hardware engines for bus encryption: a survey of existing techniques , 2005, Design, Automation and Test in Europe.
[12] Rodolfo Azevedo,et al. Multi-profile based code compression , 2004, Proceedings. 41st Design Automation Conference, 2004..
[13] J. Becker,et al. Real-time configuration code decompression for dynamic FPGA self-reconfiguration , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..