Behavioral modeling phase-locked loops for mixed-mode simulation

Phase-locked Loops(PLLs) are a class of feedback systems with wide range of applications. A PLL in its entirety can be viewed as a closed-loop servosystem, comprised of three major functional subsystems; 1) Phase detectors, 2) Loop filters and 3) Voltage/Current controlled oscillators. The overall characteristics of the phase-locked loop are dependent on the realization of individual subsystems which have mixed analog-digital implementations. In simulating a PLL, one has to deal with the mixed-signal nature of most implementations, as well as the problem of simulating the PLL over a large number of signal cycles. Long simulation run times plague the simulation of a PLL using a conventional simulator, sometimes making such simulation impractical. In the methodology described in this paper, these drawbacks are overcome by the use of behavioral models and a mixed-signal simulation platform. This paper presents a general mixed-mode behavioral simulation methodology and the derivation of behavioral simulation models for various kinds of PLLs. The top-down and bottom-up modeling paradigms are illustrated through the use of examples of actual PLL designs. The simulation models are generated for the AT&T Bell Laboratories mixed analog-digital simulator, ATTSIM.

[1]  Heinrich Meyr,et al.  Phase Acquisition Statistics for Phase-Locked Loops , 1980, IEEE Trans. Commun..

[2]  M. Saniski,et al.  A Low Jitter 5 Mhz To 180 Mhz Clock Synthesizer For Video Graphics , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[3]  Karem A. Sakallah,et al.  SAMSON2: An Event Driven VLSI Circuit Simulator , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Yilmaz E. Sahinkaya,et al.  Modeling and simulation of an Analog Charge-Pump Phase Locked Loop , 1988, Simul..

[5]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  A behavioral representation for Nyquist rate A/D converters , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[7]  J. M. Khoury Design of a 15-MHz CMOS continuous-time filter with on-chip tuning , 1991 .

[8]  J. Oberst Generalized Phase Comparators for Improved Phase-Locked Loop Acquisition , 1971 .

[9]  W.C. Lindsey,et al.  A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.

[10]  B.A.A. Antao,et al.  Automatic Analog Model Generation For Behavioral Simulation , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[11]  A.L. Sangiovanni-Vincentelli,et al.  Behavioral Representations For VCO And Detectors In Phase-lock Systems , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[12]  J. Solomon,et al.  Macromodeling of integrated circuit operational amplifiers , 1974 .

[13]  Dan H. Wolaver,et al.  Phase-Locked Loop Circuit Design , 1991 .

[14]  Resve Saleh,et al.  Simulation techniques for mixed analog/digital circuits , 1990 .

[15]  Leon O. Chua,et al.  Canonical piecewise-linear modeling , 1986 .

[16]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[17]  I. E. Getreu Behavioral modeling of analog blocks using the Saber simulator , 1989, Proceedings of the 32nd Midwest Symposium on Circuits and Systems,.

[18]  Brian W. Kernighan,et al.  The C Programming Language , 1978 .

[19]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[20]  Pyung Choi,et al.  Macromodeling with SPICE , 1992 .

[21]  Charles G. Sodini,et al.  A 200-MHz CMOS phase-locked loop with dual phase detectors , 1989 .

[22]  M. Sitkowski Simulation and modeling-the macro modeling of phase locked loops for the SPICE simulator , 1991, IEEE Circuits and Devices Magazine.

[23]  Chi-Tsong Chen,et al.  Linear System Theory and Design , 1995 .

[24]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[25]  Vadim Manassewitsch Frequency synthesizers: theory and design, 3rd ed. , 1987 .

[26]  Rakesh Chadha,et al.  M3-a multilevel mixed-mode mixed A/D simulator , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Roland E. Best Phase-Locked Loops , 1984 .

[28]  Vadim Manassewitsch,et al.  Frequency Synthesizers: Theory and Design , 1976 .

[29]  Resve Saleh,et al.  Analog hardware description languages , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[30]  J. Gary Reid,et al.  Linear System Fundamentals: Continuous and Discrete, Classic and Modern , 1983 .

[31]  S.C. Gupta,et al.  Phase-locked loops , 1975, Proceedings of the IEEE.

[32]  Ronald A. Rohrer,et al.  Piecewise approximate circuit simulation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..