Efficient Data Encoding for Improving Fault Simulation Performance on GPUs

Graphics Processing Units (GPUs) have recently gained widespread usage as an advanced parallel platform for accelerating compute intensive applications. One of the key factors for achieving maximal performance of GPU kernels is to ensure that the data used for computation is mapped independently. This implies that data duplication is needed, however, an efficient mapping of data is imperative as the on-board memory capacities on GPUs are limited. In this paper, we present a novel data encoding technique for creating an efficient data mapping for the application of fault simulation algorithms. Fault simulation requires a certain level of data dependency which creates a challenge for efficiently mapping the circuit data on the GPU's device memory. Based on our results, our memory optimization techniques were able to reduce the memory usage by 80% with speed ups reaching over 60× in the circuit benchmarks tested.

[1]  Sunil P. Khatri,et al.  Towards acceleration of fault simulation using Graphics Processing Units , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Hans-Joachim Wunderlich,et al.  Efficient fault simulation on many-core processors , 2010, Design Automation Conference.

[3]  Valeria Bertacco,et al.  Gate-Level Simulation with GPU Computing , 2011, TODE.

[4]  Sunil P. Khatri,et al.  Introduction to GPU programming for EDA , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[5]  Alper Sen,et al.  Speeding Up Cycle Based Logic Simulation Using Graphics Processing Units , 2011, International Journal of Parallel Programming.

[6]  Hans-Joachim Wunderlich,et al.  Scan Test Power Simulation on GPGPUs , 2012, 2012 IEEE 21st Asian Test Symposium.

[7]  Arturo González-Escribano,et al.  Using Fermi Architecture Knowledge to Speed up CUDA and OpenCL Programs , 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications.

[8]  Michael S. Hsiao,et al.  3-D Parallel Fault Simulation With GPGPU , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Valeria Bertacco,et al.  Event-driven gate-level simulation with GP-GPUs , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[10]  Emmett Kilgariff,et al.  Fermi GF100 GPU Architecture , 2011, IEEE Micro.