A Device-Level Characterization Approach to Quantify the Impacts of Different Random Variation Sources in FinFET Technology

A simple device-level characterization approach to quantitatively evaluate the impacts of different random variation sources in FinFETs is proposed. The impacts of random dopant fluctuation are negligible for FinFETs with lightly doped channel, leaving metal gate granularity and line-edge roughness as the two major random variation sources. The variations of Vth induced by these two major categories are theoretically decomposed based on the distinction in physical mechanisms and their influences on different electrical characteristics. The effectiveness of the proposed method is confirmed through both TCAD simulations and experimental results. This letter can provide helpful guidelines for variation-aware technology development.

[1]  Simon Deleonibus,et al.  Looking into the future of Nanoelectronics in the Diversification Efficient Era , 2016, Science China Information Sciences.

[2]  Ru Huang,et al.  Investigation of Nanowire Line-Edge Roughness in Gate-All-Around Silicon Nanowire MOSFETs , 2010, IEEE Transactions on Electron Devices.

[3]  Chi On Chui,et al.  Interactions Between Line Edge Roughness and Random Dopant Fluctuation in Nonplanar Field-Effect Transistor Variability , 2013, IEEE Transactions on Electron Devices.

[4]  Dae-Gyu Park,et al.  Experimental Study of Gate-First FinFET Threshold-Voltage Mismatch , 2014, IEEE Transactions on Electron Devices.

[5]  Andrew R. Brown,et al.  Interplay Between Process-Induced and Statistical Variability in 14-nm CMOS Technology Double-Gate SOI FinFETs , 2013, IEEE Transactions on Electron Devices.

[6]  Ru Huang,et al.  Predictive compact modeling of random variations in FinFET technology for 16/14nm node and beyond , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[7]  M. D. Giles,et al.  Process Technology Variation , 2011, IEEE Transactions on Electron Devices.

[8]  Ru Huang,et al.  Investigations on Line-Edge Roughness (LER) and Line-Width Roughness (LWR) in Nanoscale CMOS Technology: Part II–Experimental Results and Impacts on Device Variability , 2013, IEEE Transactions on Electron Devices.

[9]  Ru Huang,et al.  Investigation on Variability in Metal-Gate Si Nanowire MOSFETs: Analysis of Variation Sources and Experimental Characterization , 2011, IEEE Transactions on Electron Devices.

[10]  Sani R. Nassif,et al.  Variability Aware Simulation Based Design- Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization , 2015, IEEE Transactions on Electron Devices.

[11]  Ru Huang,et al.  Investigations on Line-Edge Roughness (LER) and Line-Width Roughness (LWR) in Nanoscale CMOS Technology: Part I–Modeling and Simulation Method , 2013, IEEE Transactions on Electron Devices.

[12]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[13]  Ru Huang,et al.  New Assessment Methodology Based on Energy–Delay–Yield Cooptimization for Nanoscale CMOS Technology , 2015, IEEE Transactions on Electron Devices.

[14]  Jing Wang,et al.  Nanoscale triple-gate FinFET design considerations based on an analytical model of short-channel effects , 2013, Science China Information Sciences.