Catastrophic defects oriented testability analysis of a class AB amplifier

Process defects have been recognized as one of the major contributors to the yield loss in CMOS integrated circuits. Any test philosophy without taking into consideration the probable processing defects is likely to compromise the quality of the tested devices. Owing to the specification oriented testing, analog devices frequently suffer from quality and reliability related issues. However, defect oriented testability analysis can be utilized to improve the quality of test methods and reduce the test costs. Furthermore, this analysis can provide inputs to the designer to improve the design robustness against the likely process defects. This methodology has been demonstrated with an example of a class AB amplifier.

[1]  Hans G. Kerkhoff,et al.  TASTE: a tool for analog system testability evaluation , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[2]  R. de Carlo,et al.  Analog multifrequency fault diagnosis , 1983 .

[3]  Thomas W. Williams,et al.  Design for testability of mixed signal integrated circuits , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[5]  Wojciech Maly,et al.  FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[6]  Bozena Kaminska,et al.  Analog circuit fault diagnosis based on sensitivity computation and functional testing , 1992, IEEE Design & Test of Computers.

[7]  Mani Soma.  A design-for-test methodology for active analog filters , 1990, Proceedings. International Test Conference 1990.

[8]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Mani Soma,et al.  An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[10]  Charles F. Hawkins,et al.  Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs , 1986, ITC.

[11]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[12]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  A. Sangiovanni-Vincentelli,et al.  Optimal test set design for analog circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[14]  Mani Soma.  Fault modeling and testing generation for sample-and-hold circuits , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[15]  R. Priester,et al.  New measures of testability and test complexity for linear analog failure analysis , 1981 .

[16]  Richard H. Williams,et al.  Errors in testing , 1990, Proceedings. International Test Conference 1990.

[17]  Gerard N. Stenbakken,et al.  A comprehensive approach for modeling and testing analog and mixed-signal devices , 1990, Proceedings. International Test Conference 1990.

[18]  A. Sangiovanni-Vincentelli,et al.  Diagnosability of nonlinear circuits and systems-Part I: The dc case , 1981 .

[19]  A. Sangiovanni-Vincentelli,et al.  Diagnosability of nonlinear circuits and systems-Part II: Dynamical systems , 1981 .

[20]  Parag K. Lala,et al.  Fault diagnosis in analog circuits using element modulation , 1992, IEEE Design & Test of Computers.

[21]  Janusz A. Starzyk,et al.  A unified decomposition approach for fault location in large analog circuits , 1984 .

[22]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .