Experimental results in evolutionary fault-recovery for field programmable analog devices

This paper presents experimental results of fast intrinsic evolutionary design and evolutionary fault recovery of a 4-bit digital to analog converter (DAC) using the JPL stand-alone board-level evolvable system (SABLES). SABLES is part of an effort to achieve integrated evolvable systems and provides autonomous, fast (tens to hundreds of seconds), on-chip evolution involving about 100,000 circuit evaluations. Its main components are a JPL field programmable transistor array (FPTA) chip used as transistor-level reconfigurable hardware, and a TI DSP that implements the evolutionary algorithm controlling the FPTA reconfiguration. The paper describes an experiment consisting of the hierarchical evolution of a 4-bit DAC using 20 cells of the FPTA chip. Fault-recovery is demonstrated after applying stuck-at 0 faults to all switches of one particular cell, and using evolution to recover functionality. It is verified that the functionality can be recovered in less than one minute after the fault is detected while the evolutionary design of the 4-bit DAC from scratch took about 3 minutes.

[1]  Vu Duong,et al.  Evolving circuits in seconds: experiments with a stand-alone board-level evolvable system , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[2]  Vu Duong,et al.  Automatic Evolution of Signal Separators Using Reconfigurable Hardware , 2003, ICES.

[3]  Adrian Thompson.  Evolving fault tolerant systems , 1995 .

[4]  Ronald F. DeMara,et al.  A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs , 2003, ICES.

[5]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[6]  Adrian Stoica,et al.  Fault-tolerant evolvable hardware using field-programmable transistor arrays , 2000, IEEE Trans. Reliab..

[7]  Liam Sarsfield.  The cosmos on a shoestring : small spacecraft for space and earth science , 1998 .

[8]  Tughrul Arslan,et al.  Evolutionary design and adaptation of digital filters within an embedded fault tolerant hardware platform , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[9]  Adrian Stoica,et al.  Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  M. I. Ferguson,et al.  Intrinsic hardware evolution for the design and reconfiguration of analog speed controllers for a DC Motor , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[11]  Adrian Stoica,et al.  An Evolvable Hardware Platform Based on DSP and FPTA , 2002, GECCO Late Breaking Papers.

[12]  Adrian Stoica,et al.  Scalability issues in evolutionary synthesis of electronic circuits: lessons learned and challenges ahead , 2003 .

[13]  Paul J. Layzell.  Inherent qualities of circuits designed by artificial evolution: a preliminary study of populational fault tolerance , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[14]  S. Niranjan,et al.  A comparison of fault-tolerant state machine architectures for space-borne electronics , 1996, IEEE Trans. Reliab..