A Totally Self-Checking 1-out-of-3 Code Error Indicator

In this paper, an asynchronous TSC 1-out-of-3 (1/3) code error indicator is introduced that memorizes erroneous 1/3 code inputs 000, 011, 101, 110, 111 with time duration greater than a discrimination time T. Such an error indicator is used to discriminate transient erroneous 1/3 code inputs from real ones as well as to detect faults that cause logical errors and delay faults (short or long) altering the circuit delay outside its specified limits (upper or lower bounds) without causing logical errors. To our knowledge, this error indicator is the first TSC 1/3 code error indicator proposed in the open literature.

[1]  Jien Chung Lo,et al.  Novel area-time efficient static CMOS totally self-checking comparator , 1993 .

[2]  S. M. Reddy.  Note on Self-Checking Checkers , 1974, IEEE Transactions on Computers.

[3]  Dimitris Gizopoulos,et al.  An asynchronous totally self-checking two-rail code error indicator , 1996, Proceedings of 14th VLSI Test Symposium.

[4]  Petr Golan.  Design of Totally Self-Checking Checker for 1-out-of-3 Code , 1984, IEEE Transactions on Computers.

[5]  René David.  A Totally Self-Checking 1-Out-of-3 Checker , 1978, IEEE Transactions on Computers.

[6]  Robert K. Brayton,et al.  Timed Boolean functions - a unified formalism for exact timing analysis , 1994, The Kluwer international series in engineering and computer science.

[7]  Constantin Halatsis,et al.  An Efficient TSC 1-out-of-3 Code Checker , 1990, IEEE Trans. Computers.

[8]  Suchai Thanawastien,et al.  On the Design of Combinational Totally Self-Checking I-out-of3 Code Checkers , 1990, IEEE Trans. Computers.

[9]  Cecilia Metra,et al.  Novel 1-out-of-n CMOS checker , 1994 .

[10]  Edward J. McCluskey,et al.  On-line delay testing of digital circuits , 1994, Proceedings of IEEE VLSI Test Symposium.

[11]  John F. Wakerly,et al.  Error detecting codes, self-checking circuits and applications , 1978 .

[12]  Cecilia Metra,et al.  A highly testable 1-out-of-3 CMOS checker , 1993, Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[13]  Dimitris Gizopoulos,et al.  Concurrent Delay Testing in Totally Self-Checking Systems , 1998, J. Electron. Test..

[14]  P. K. Lala,et al.  A MOS implementation of totally self-checking checker for the 1-out-of-3 code , 1988 .

[15]  Kanji Hirabayashi.  Self-checking CMOS circuits using pass-transistor logic , 1991, J. Electron. Test..

[16]  D. A. Anderson,et al.  Design of self-checking digital networks using coding techniques , 1971 .

[17]  Edward J. McCluskey,et al.  Bridging, transition, and stuck-open faults in self-testing CMOS checkers , 1991, [1991] Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium.