Selective area growth of InP in shallow trench isolation on large scale Si(001) wafer using defect confinement technique

Heterogeneous integration of III–V semiconductors on Si substrate has been attracting much attention as building blocks for next-generation electronics, optoelectronics, and photonics. In the present paper, we studied the selective area epitaxial studies of InP grown on 300 mm on-axis Si (001) substrates patterned with Shallow Trench Isolation (STI) using the necking effect technique to trap crystalline defects on the sidewalls. We make use of a thin Ge buffer in the bottom of the trench to reduce interfacial strain at the interface and to promote InP nucleation. We could show here, by systematic analysis, the strong impact of the growth temperatures and pressures of the InP layer on the growth uniformity along the trench and crystalline quality that we correlated with resistance changes and interdiffusion measured in the III–V layer. The key challenge remains in the ultimate control of crystalline quality during InP selective growth in order to reduce defect density to enable device-quality III–V virtual...

[1]  J. Zolper,et al.  Selective area solution growth of Ge and GaAs on Si , 1989 .

[2]  M. Mashita,et al.  The deep levels in InGaAlP epilayers grown by metalorganic chemical vapor deposition using tertiarybutylphosphine , 1994 .

[3]  O. Breitenstein,et al.  Defects in GaAs after Si indiffusion and annealing : a TEM and CL study , 1995 .

[4]  C. B. Carter,et al.  Structure of the (110) antiphase boundary in gallium phosphide , 2002, Journal of microscopy.

[5]  V. Narayanan,et al.  Antiphase boundaries in GaP layers grown on (001) Si by chemical beam epitaxy , 2002 .

[6]  H. Zandvliet.  The Ge(0 0 1) surface , 2003 .

[7]  Kah-Wee Ang,et al.  Lattice strain analysis of transistor structures with silicon–germanium and silicon–carbon source∕drain stressors , 2005 .

[8]  M. Caymax,et al.  Ge and III/V as Enabling Materials for Future CMOS Technologies , 2006 .

[9]  A. Dimoulas,et al.  Advanced Gate Stacks for High-Mobility Semiconductors , 2007 .

[10]  L. Largeau,et al.  Monolithic integration of InP based heterostructures on silicon using crystalline Gd2O3 buffers , 2007, 2008 20th International Conference on Indium Phosphide and Related Materials.

[11]  S. Brueck,et al.  Faceting of a quasi-two-dimensional GaAs crystal in nanoscale patterned growth , 2008 .

[12]  A. Lochtefeld,et al.  A complex x-ray structure characterization of Ge thin film heterostructures integrated on Si(001) by aspect ratio trapping and epitaxial lateral overgrowth selective chemical vapor deposition techniques , 2009 .

[13]  M. Carroll,et al.  Thin Film InP Epitaxy on Si (001) Using Selective Aspect Ratio Trapping , 2009 .

[14]  O. Richard,et al.  Selective Area Growth of InP in Shallow-Trench-Isolated Structures on Off-Axis Si(001) Substrates , 2010 .

[15]  G. Wang,et al.  Selective area growth of high quality InP on Si (001) substrates , 2010 .

[16]  A. Lochtefeld,et al.  (Invited) Aspect Ratio Trapping: A Unique Technology for Integrating Ge and III-Vs with Silicon CMOS , 2010 .

[17]  C. Merckling,et al.  Low interfacial trap density and sub-nm equivalent oxide thickness in In0.53Ga0.47As (001) metal-oxide-semiconductor devices using molecular beam deposited HfO2/Al2O3 as gate dielectrics , 2011 .

[18]  Marc Heyns,et al.  Ammonium sulfide vapor passivation of In0.53Ga0.47As and InP surfaces , 2011 .

[19]  Yiqian Wang,et al.  Antiphase boundaries in Ba0.75Sr0.25TiO3 epitaxial film grown on (001) LaAlO3 substrate , 2011 .

[20]  O. Richard,et al.  Selective Area Growth of InP and Defect Elimination on Si (001) Substrates , 2011 .

[21]  J. Penuelas,et al.  Direct epitaxial growth of InP based heterostructures on SrTiO3/Si(001) crystalline templates , 2011 .

[22]  G. Wang,et al.  Selective Area Growth of InP on On-Axis Si(001) Substrates with Low Antiphase Boundary Formation , 2012 .

[23]  Naoto Horiguchi,et al.  Integration of InGaAs Channel n-MOS Devices on 200mm Si Wafers Using the Aspect-Ratio-Trapping Technique , 2012 .

[24]  O. Richard,et al.  Site Selective Integration of III–V Materials on Si for Nanoscale Logic and Photonic Devices , 2012 .