A Multi-level Validation Methodology for Wireless Network Applications

This paper presents the validation methodology established and ap-plied during the development of a wireless LAN application. The target of the development is the implementation of the hardware physical layer of the HIPERLAN/2 wireless LAN protocol and its interface with the upper layers. The implementation of the physical layer (modem) has been validated in two different levels. First, at the functional level, the modem was validated by a high-level UML model. Then, at the implementation level, a new validation framework drives the validation procedure at three different sub-levels of de-sign abstraction (numerical representation, VHDL coding, FPGA-based proto-typing). Using this validation methodology, the prototype of the HIPERLAN/2 modem has been designed and validated successfully.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  Verification of electronic systems , 1996, DAC '96.

[2]  P. Schramm,et al.  Structure and performance of the HIPERLAN/2 physical layer , 1999, Gateway to 21st Century Communications Village. VTC 1999-Fall. IEEE VTS 50th Vehicular Technology Conference (Cat. No.99CH36324).

[3]  Grant Martin UML for embedded systems specification and design: motivation and overview , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[4]  A. Sangiovanni-Vincentelli,et al.  Verification of electronic systems , 1996, 33rd Design Automation Conference Proceedings, 1996.

[5]  Luca Benini,et al.  Low-power system-on-chip architecture for wireless LANs , 2004 .

[6]  Gerhard Fettweis,et al.  Single Chip Programmable Baseband ASSP for 5 GHz Wireless LAN Applications , 2002 .

[7]  Bran Selic,et al.  Using UML for Modeling Complex Real-Time Systems , 1998, LCTES.

[8]  Luciano Lavagno,et al.  Embedded System Design using UML and Platforms , 2003 .