Electronic Warfare Digital Signal Processinig On COTS Computer Systems With Reconfigurable Architectures

Commercial off-the-shelf computer systems with reconfigurable architectures have recentlybecomeavailable.Someofthesemachineshavearchitectures,features,andsoftware development environments that seem to make them useful for digital signal processing, especiallyinelectronicwarfareandradarsignalprocessingapplications.Thispaperdescribes experiments to evaluate the architecture, features, software development environment, and performance of one such computer, the SRC Computers model SRC-6e, using an electronic warfare signal processing application.

[1]  D. J. Fouts,et al.  An All-Digital Image Synthesizer for Countering High-Resolution Imaging Radars , 2000 .

[2]  Brian Von Herzen.  Signal processing at 250 MHz using high-performance FPGA's , 1997, FPGA '97.

[3]  Kendrick R. Macklin.  Suitability of the SRC-6E Reconfigurable Computing System for Generating False Radar Images , 2004 .

[4]  Viktor K. Prasanna,et al.  Reconfigurable computing systems , 2002 .

[5]  D. J. Fouts,et al.  A single-chip false target radar image generator for countering wideband imaging radars , 2002, IEEE J. Solid State Circuits.

[6]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[7]  Gregory D. Peterson,et al.  Accelerating Defense Applications Using High Performance Reconfigurable Computing , 2002 .

[8]  Kendrick R. Macklin.  Benchmarking and Analysis of the SRC-6E Reconfigurable Computing System , 2003 .

[9]  Emmanuel Ifeachor,et al.  Digital Signal Processing: A Practical Approach , 1993 .

[10]  T. Boggess,et al.  High-performance scalable computing for real-time applications , 1997, Proceedings of Sixth International Conference on Computer Communications and Networks.

[11]  D. J. Fouts,et al.  Digital false-target image synthesiser for countering ISAR , 2002 .

[12]  R.N. Pedersen.  FPGA-based military avionics computing circuits , 2004, IEEE Aerospace and Electronic Systems Magazine.

[13]  Kris Gaj,et al.  Implementation trade-offs of Triple DES in the SRC-6 e Reconfigurable Computing Environment , 2003 .

[14]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[15]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[16]  Phillip E. Pace,et al.  Advanced Techniques for Digital Receivers , 2000 .

[17]  B. Von Herzen.  Signal processing at 250 MHz using high-performance FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..