Warpage control of silicon interposer for 2.5D package application
暂无分享,去创建一个
Myriam Assous | Kei Murayama | Mitsuhiro Aizawa | Kenichi Mori | Jean Charbonnier | Gilles Simon | Masahiro Sunohara | Mitsutoshi Higashi | M. Sunohara | K. Murayama | M. Higashi | J. Charbonnier | G. Simon | M. Assous | Jean-Philippe Bally | Ken Miyairi | Koji Hara | K. Mori | J. Bally | Mitsuhiro Aizawa | K. Hara | Ken Miyairi
[1] R. Chaware,et al. Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[2] C. Jahnes,et al. 2.5D and 3D technology challenges and test vehicle demonstrations , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[4] T. Sakai,et al. Electro-migration behavior in low temperature flip chip bonding , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[5] Myriam Assous,et al. Full Integration and Electrical Characterization of 3D Silicon Interposer Demonstrator Incorporating High Density TSVs and Interconnects , 2012 .
[6] T. Sakai,et al. Electro-migration behavior in micro-joints of Sn-57Bi solder and Cu post bumps , 2011 .
[7] Myriam Assous,et al. High density 3D silicon interposer technology development and electrical characterization for high end applications , 2012, 2012 4th Electronic System-Integration Technology Conference.
[8] B. Banijamali,et al. Quality and Reliability of 3D TSV Interposer and Fine Pitch Solder Micro-bumps for 28nm Technology , 2011 .
[9] K. Murayama,et al. Development of silicon module with TSVs and global wiring (L/S=0.8/0.8µm) , 2009, 2009 59th Electronic Components and Technology Conference.
[10] Toyohiro Aoki,et al. Study of Warpage and Mechanical Stress of 2.5D Package Interposers during Chip and Interposer Mount Process , 2012 .