Delay Test: The Next Frontier for LSSD Test Systems

Delay testing, as opposed to static testing introduces the parameter of time as a new variable. Time impacts the way defects manifest themselves and are modeled as faults, as well as how defect sizes and system timing statistics interact with tester timing constraints in the detection of causes for dynamic system malfunctions. This paper briefly discusses some of the issues that had to be addressed in the development of a comprehensive system for delay testing in a Level Sensitive Scan Design environment.

[1]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[2]  Robert A. Rasmussen,et al.  Delay test generation , 1977, DAC '77.

[3]  Paul Chang,et al.  AC Test Quality: Beyond Transition Fault Coverage , 1992, Proceedings International Test Conference 1992.

[4]  Klim Maling,et al.  A Computer Organization and Programming System for Automated Maintenance , 1963, IEEE Trans. Electron. Comput..

[5]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Franco Motika,et al.  A logic chip delay-test method based on system timing , 1990 .

[7]  Charles E. Radke,et al.  Statistical AC Test Coverage , 1986, ITC.

[8]  Thomas M. Storey,et al.  Delay test simulation , 1977, DAC '77.

[9]  Attila Tóth,et al.  Automated database-driven digital testing , 1974, Computer.

[10]  John A. Waicukauski,et al.  Transition Fault Simulation by Parallel Pattern Single Fault Propagation , 1986, International Test Conference.

[11]  Melvin A. Breuer.  The Effects of Races, Delays, and Delay Faults on Test Generation , 1974, IEEE Transactions on Computers.

[12]  B. L. Keller,et al.  Built-in self-test support in the IBM engineering design system , 1990 .

[13]  John A. Waicukauski,et al.  A Method for Generating Weighted Random Test Patterns , 1989, IBM J. Res. Dev..

[14]  Orest Bula,et al.  Gross delay defect evaluation for a CMOS logic design system product , 1990 .

[15]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[16]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..