Memory efficient pass-parallel architecture for JPEG2000 encoding

The CAUSAL, RESTART and RESET mode switches, previously used to enable microscopic parallelism and improve throughput, are examined in terms of the memory requirements of the JPEG2000 block coder. An extended pass switching arithmetic encoder (EPSAE) is introduced that aids in the reduction of memory by providing the ability to partially process code-blocks. We show how the use of these switches and the EPSAE can reduce the overall amount of memory required by the block coder by a factor of 7. This reduction is achieved without the necessity of tight synchronization between the DWT and block coder.

[1]  Gadiel Seroussi,et al.  Embedded block coding in JPEG2000 , 2000, Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101).

[2]  Michael W. Marcellin,et al.  JPEG2000 - image compression fundamentals, standards and practice , 2002, The Kluwer International Series in Engineering and Computer Science.

[3]  Liang-Gee Chen,et al.  Analysis and architecture design of EBCOT for JPEG-2000 , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Jen-Shiun Chiang,et al.  Efficient pass-parallel architecture for EBCOT in JPEG2000 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Xiang Chen.  Bifurcation stabilization for nonlinear systems with double-zero eigenvalues , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).