A High Level Modeling Approach for Reconfigurable System Architecting

Abstract Reconfigurable computing architectures have recently emerged as potential answers to satisfy new requirements imposed on real-time embedded system design. To efficiently cope with resulting increased design complexity, innovative codesign methods are needed to consider the reconfiguration property in the whole system design process. In this paper, we present a high level modeling approach for hardware resource reconfiguration mechanisms analysis. The proposed approach makes possible to explore and size heterogeneous and reconfigurable architectures according to expected system performances.

[1]  Michael J. Schulte,et al.  An Overview of Reconfigurable Hardware in Embedded Systems , 2006, EURASIP J. Embed. Syst..

[2]  Wayne Luk,et al.  Evaluation of SystemC modelling of reconfigurable embedded systems , 2005, Design, Automation and Test in Europe.

[3]  K. Bertels,et al.  Instruction scheduling for dynamic hardware configurations [M-JPEG encoder case study] , 2005, Design, Automation and Test in Europe.

[4]  Rainer Leupers,et al.  A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Jean Paul Calvez,et al.  A generic RTOS model for real-time systems simulation with systemC , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Mahmut T. Kandemir,et al.  Dynamic partitioning of processing and memory resources in embedded MPSoC architectures , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Diederik Verkest,et al.  A reconfigurable manager for dynamically reconfigurable hardware , 2005, IEEE Design & Test of Computers.

[8]  Francky Catthoor,et al.  A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware [multimedia applications] , 2005, Design, Automation and Test in Europe.

[9]  Nikil D. Dutt,et al.  Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[10]  Jean Luc Philippe,et al.  EPICURE: A partitioning and co-design framework for reconfigurable computing , 2006, Microprocess. Microsystems.

[11]  Kiyoung Choi,et al.  Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model , 2002, CODES '02.