A 65 nm CMOS 30 dBm Class-E RF Power Amplifier With 60% PAE and 40% PAE at 16 dB Back-Off
暂无分享,去创建一个
Domine Leenaerts | Mark P. van der Heijden | Melina Apostolidou | Jan Sonsky | Anco Heringa | Iouri Volokhine
[1] Changkun Park,et al. A CMOS RF Power Amplifier Using an Off-Chip Transmision Line Transformer With 62% PAE , 2007, IEEE Microwave and Wireless Components Letters.
[2] Michiel Steyaert,et al. An efficient, fully parasitic-aware power amplifier design optimization tool , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] R. Pullela,et al. Quad-band GSM/GPRS/EDGE polar loop transmitter , 2004, IEEE Journal of Solid-State Circuits.
[4] L. Larson,et al. Efficiency and linearity improvement in power amplifiers for wireless communications , 1998, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260).
[5] G.A.M. Hurkx,et al. RF figures-of-merit for process optimization , 2004, IEEE Transactions on Electron Devices.
[6] Luca Larcher,et al. A 1.7-GHz 31dBm differential CMOS Class-E Power Amplifier with 58% PAE , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[7] I. Volokhine. An extension of existing real-time load pull systems to perform voltage/current waveform reconstruction , 2008, IMS 2008.
[8] Feipeng Wang,et al. A Monolithic High-Efficiency 2.4-GHz 20-dBm SiGe BiCMOS Envelope-Tracking OFDM Power Amplifier , 2007, IEEE Journal of Solid-State Circuits.
[9] Nathan O. Sokal,et al. Class of High-Efficiency Tuned Switching Power Amplifiers , 2009 .
[10] Changkun Park,et al. A 1.9-GHz CMOS Power Amplifier Using Three-Port Asymmetric Transmission Line Transformer for a Polar Transmitter , 2007, IEEE Transactions on Microwave Theory and Techniques.
[11] F. Svelto,et al. A 30.5 dBm 48% PAE CMOS Class-E PA With Integrated Balun for RF Applications , 2008, IEEE Journal of Solid-State Circuits.
[12] D. Leenaerts,et al. A 65nm CMOS 30dBm class-E RF power amplifier with 60% power added efficiency , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.
[13] Andrea Ferrero,et al. A complete measurement Test-Set for non-linear device characterization , 2001, 58th ARFTG Conference Digest.
[14] G. Gildenblat,et al. PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation , 2006, IEEE Transactions on Electron Devices.
[15] F. Svelto,et al. Analysis of reliability and power efficiency in cascode class-E PAs , 2006, IEEE Journal of Solid-State Circuits.
[16] Gang Liu,et al. Fully Integrated CMOS Power Amplifier With Efficiency Enhancement at Power Back-Off , 2008, IEEE Journal of Solid-State Circuits.
[17] Ali Hajimiri,et al. A Fully-Integrated Quad-Band GSM/GPRS CMOS Power Amplifier , 2008, IEEE Journal of Solid-State Circuits.
[18] J. Sonsky,et al. Innovative High Voltage transistors for complex HV/RF SoCs in baseline CMOS , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).
[19] Domine M. W. Leenaerts,et al. A 2.4-GHz 0.18-/spl mu/m CMOS self-biased cascode power amplifier , 2003 .
[20] A.W. Hietala,et al. (Invited) Self-shielded quad-band EGPRS transceiver , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.
[21] A. Heringa,et al. Dielectric resurf: breakdown voltage control by STI layout in standard CMOS , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[22] J. Laskar,et al. A Monolithic Voltage-Boosting Parallel-Primary Transformer Structures for Fully Integrated CMOS Power Amplifier Design , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.
[23] A.W. Hietala,et al. Self-Shielded Quad-Band EGPRS Transceiver With Spur Avoidance , 2009, IEEE Transactions on Microwave Theory and Techniques.