High RF performance TSV silicon carrier for high frequency application

Three dimensional system-in-package (3D SiP) based on silicon carriers or interposer is a fast emerging technology that offers system design flexibility and integration of heterogeneous technologies. One of the key technologies enabler for silicon carrier is through silicon via (TSV). The development of 3D SiP will require the devices with different functionality operating at high frequency to be densely packed on the silicon substrate. However, silicon substrate is usually of low resistivity, when a high frequency signal is transmitted vertically through the substrate via, significant signal attenuation can occur that leads to poor RF performance. In this paper, a coaxial TSV structure in silicon carrier is presented for high frequency applications. The coaxial TSV is able to suppress undesirable substrate loss as well as provide good impedance matching. Electrical modeling of coaxial TSV structure was carried out to obtain the required geometries for impedance matching. Three different types of test vehicles were fabricated; Cu-plug TSV in both low (~10 Omega-cm) and high resistivity (~4000 Omega-cm) silicon substrate, and coaxial TSV in low resistivity silicon substrate. The S-parameters of the via structure of the test vehicles were measured from 100 MHz to 10 GHz. The measured results show that the coaxial TSV structure is able to suppress silicon substrate loss and provide good RF performance compared to Cu-plug TSV structure.

[1]  J. Buechler,et al.  Silicon High Resistivity Substrate Millimeter-Wave Technology , 1986, Microwave and Millimeter-Wave Monolithic Circuits.

[2]  P. Vettiger,et al.  High-aspect-ratio, ultrathick, negative-tone near-uv photoresist for MEMS applications , 1997, Proceedings IEEE The Tenth Annual International Workshop on Micro Electro Mechanical Systems. An Investigation of Micro Structures, Sensors, Actuators, Machines and Robots.

[3]  R.F. Drayton,et al.  Dielectric properties of oxidized porous silicon in a low resistivity substrate , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[4]  Three dimensional stacked modules using silicon carrier , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[5]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[6]  Felix D. Mbairi,et al.  High frequency design and characterization of SU-8 based conductor backed coplanar waveguide transmission lines , 2005, Proceedings. International Symposium on Advanced Packaging Materials: Processes, Properties and Interfaces, 2005..

[7]  New Through-Wafer Via Interconnections with Thick Oxidized Porous Silicon Sidewall Via , 2006 .

[8]  Min-Hang Weng,et al.  Loss characteristics of silicon substrate with different resistivities , 2006 .