A 4:1 time-division multiplexer IC for bit rates up to 6 Gbit/s based on a standard bipolar technology
暂无分享,去创建一个
[1] U. Langmann,et al. A time division multiplexer IC for bit rates up to about 2 Gbits/s , 1984, IEEE Journal of Solid-State Circuits.
[2] H.-M. Rein,et al. A bipolar 4:1 time division multiplexer IC operating up to 5.5Gb/s , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] R. Ranfft,et al. A simple but efficient analog computer for simulation of high-speed integrated circuits , 1977, IEEE Journal of Solid-State Circuits.
[4] Hans-Martin Rein,et al. High-speed bipolar logic circuits with low power consumption for LSI-a comparison , 1982 .
[5] J.B. Hughes,et al. A versatile ECL multiplexer IC for the Gbit/s range , 1979, IEEE Journal of Solid-State Circuits.
[6] Hans-Martin Rein,et al. 3.8 Gbit/s bipolar master/slave D-flip-flop IC as a basic element for high-speed optical communication systems , 1986 .
[7] Hans-Martin Rein,et al. A simple optimisation procedure for bipolar subnanosecond ICs with low power dissipation , 1982 .
[8] R. H. Derksen,et al. Integrated bipolar 4:1 time-division multiplexer for bit rates up to 3 Gbit/s , 1984 .
[9] A. F. Podell,et al. A GaAs MSI word generator operating at 5 Gbits/s data rate , 1982 .
[10] Noriaki Yoshikai,et al. Monolithic integrated 4:1 multiplexer and demultiplexer operating up to 4.8 Gbit/s , 1985 .
[11] Hans-Martin Rein,et al. Monolithic integration of a 5.3 GHz regenerative frequency divider using a standard bipolar technology , 1985 .