Memristive-synapse spiking neural networks based on single-electron transistors

In recent decades, with the rapid development of artificial intelligence technologies and bionic engineering, the spiking neural network (SNN), inspired by biological neural systems, has become one of the most promising research topics, enjoying numerous applications in various fields. Due to its complex structure, the simplification of SNN circuits requires serious consideration, along with their power consumption and space occupation. In this regard, the use of SSN circuits based on single-electron transistors (SETs) and modified memristor synapses is proposed herein. A prominent feature of SETs is Coulomb oscillation, which has characteristics similar to the pulses produced by spiking neurons. Here, a novel window function is used in the memristor model to improve the linearity of the memristor and solve the boundary and terminal lock problems. In addition, we modify the memristor synapse to achieve better weight control. Finally, to test the SNN constructed with SETs and memristor synapses, an associative memory learning process, including memory construction, loss, reconstruction, and change, is implemented in the circuit using the PSPICE simulator.

[1]  Shukai Duan,et al.  An anti-series memristive synapse circuit design and its applica-tion , 2016 .

[2]  M. M. Abutaleb.  A new static differential design style for hybrid SET–CMOS logic circuits , 2015 .

[3]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[4]  Arpita Ghosh,et al.  A modified macro model approach for SPICE based simulation of single electron transistor , 2016 .

[5]  Mohammad Javad Sharifi.  A Theoretical Study of the Performance of a Single-Electron Transistor Buffer , 2011, IEICE Trans. Electron..

[6]  L. Chua.  Memristor-The missing circuit element , 1971 .

[7]  Richard A. Chapman,et al.  Neural Learning Circuits Utilizing Nano-Crystalline Silicon Transistors and Memristors , 2012, IEEE Transactions on Neural Networks and Learning Systems.

[8]  Ali Khiat,et al.  Towards a memristor-based spike-sorting platform , 2016, 2016 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[9]  Doo Seok Jeong,et al.  Leaky Integrate-and-Fire Neuron Circuit Based on Floating-Gate Integrator , 2016, Front. Neurosci..

[10]  Subir Kumar Sarkar,et al.  Design and implementation of SET-CMOS hybrid half subtractor , 2014, 2014 Annual IEEE India Conference (INDICON).

[11]  Kehan Zhu,et al.  A CMOS spiking neuron for dense memristor-synapse connectivity for brain-inspired computing , 2015, 2015 International Joint Conference on Neural Networks (IJCNN).

[12]  KomalJ. Anasane,et al.  Memristor MOS Content Addressable Memory (MCAM) Design Using 22nm VLSI Technology , 2015 .

[13]  Shawana Tabassum,et al.  Low power high speed Ternary Content Addressable Memory design using 8 MOSFETs and 4 memristors - hybrid structure , 2014, 8th International Conference on Electrical and Computer Engineering.

[14]  H. Gundersen,et al.  Total regional and global number of synapses in the human brain neocortex , 2001, Synapse.

[15]  Janaina Goncalves Guimaraes,et al.  A modified nanoelectronic spiking neuron model , 2017 .

[16]  K. Gaurav,et al.  A tetracene-based single-electron transistor as a chlorine sensor , 2018, Journal of Computational Electronics.

[17]  R. Williams,et al.  Sub-nanosecond switching of a tantalum oxide memristor , 2011, Nanotechnology.

[18]  S. Laughlin,et al.  An Energy Budget for Signaling in the Grey Matter of the Brain , 2001, Journal of cerebral blood flow and metabolism : official journal of the International Society of Cerebral Blood Flow and Metabolism.

[19]  Stephen J. Wolf,et al.  The elusive memristor: properties of basic electrical circuits , 2008, 0807.3994.

[20]  Alessandro Cristini,et al.  A Continuous-Time Spiking Neural Network Paradigm , 2015, Advances in Neural Networks.

[21]  J Jiang,et al.  Medical image analysis with artificial neural networks , 2010, Comput. Medical Imaging Graph..

[22]  Dalibor Biolek,et al.  SPICE Model of Memristor with Nonlinear Dopant Drift , 2009 .

[23]  Nicolas Baboux,et al.  Electrical characteristics and modelling of multi-island single-electron transistor using SIMON simulator , 2009, Microelectron. J..

[24]  Yun Seop Yu,et al.  Equivalent circuit approach for single electron transistor model for efficient circuit simulation by SPICE , 2002 .

[25]  Leon O. Chua,et al.  A Circuit-Based Learning Architecture for Multilayer Neural Networks With Memristor Bridge Synapses , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  P. Hadley,et al.  Simulating Hybrid Circuits of Single-Electron Transistors and Field-Effect Transistors , 2003 .

[27]  Subir Kumar Sarkar,et al.  Stability and Reliability Analysis of Hybrid CMOS-SET Circuits—A New Approach , 2014 .

[28]  Filip Ponulak,et al.  Introduction to spiking neural networks: Information processing, learning and applications. , 2011, Acta neurobiologiae experimentalis.

[29]  Eugene M. Izhikevich,et al.  Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.

[30]  Rulin Liu,et al.  An improved memristor model for brain-inspired computing , 2017 .

[31]  J. Grollier,et al.  A ferroelectric memristor. , 2012, Nature materials.

[32]  E. Tsymbal,et al.  Ferroelectric tunnel memristor. , 2012, Nano letters.

[33]  Eugene M Izhikevich,et al.  Hybrid spiking models , 2010, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[34]  Richard A. Chapman,et al.  SPICE simulation of nanoscale non-crystalline silicon TFTs in spiking neuron circuits , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[35]  Wofgang Maas,et al.  Networks of spiking neurons: the third generation of neural network models , 1997 .

[36]  Bharathwaj Muthuswamy,et al.  Implementing Memristor Based Chaotic Circuits , 2010, Int. J. Bifurc. Chaos.

[37]  C. Toumazou,et al.  A Versatile Memristor Model With Nonlinear Dopant Kinetics , 2011, IEEE Transactions on Electron Devices.

[38]  S. Afrang,et al.  Current Analysis and Modeling of Fullerene Single-Electron Transistor at Room Temperature , 2017, Journal of Electronic Materials.

[39]  Leon O. Chua,et al.  Memristor Bridge Synapses , 2012, Proceedings of the IEEE.

[40]  Ammar Belatreche,et al.  Advances in Design and Application of Spiking Neural Networks , 2006, Soft Comput..

[41]  Chen Xu,et al.  A New Hardware-oriented Spiking Neuron Model Based on SET and Its Properties , 2011 .

[42]  Huxley Af,et al.  A quantitative description of membrane current and its application to conduction and excitation in nerve. 1952. , 1990 .

[43]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[44]  Vinaya Babu,et al.  Ultra-Low Power Designing for CMOS Sequential Circuits , 2015 .

[45]  Alexandre Ricardo Soares Romariz,et al.  Bio-Inspired Oscillators with Single-Electron Transistors: Circuit Simulation and Input Encoding Example , 2013 .

[46]  S. Sarkar,et al.  Performance of Multigate Single Electron Transistor in Wide Temperature Range and 22 nm Hybrid Technology , 2014 .

[47]  Zhigang Zeng,et al.  Global Mittag-Leffler stability and synchronization of memristor-based fractional-order neural networks , 2014, Neural Networks.