Demonstration of high frequency and 10A operation in 12V 1 chip DC/DC converter IC using bump technology

This paper presents 12 V 10A 1 chip DC/DC converter IC based on the low cost 0.6 mum BiCD process. The chip adopted low impedance metal bump technology and a high speed gate driving technique for large LDMOS, what we call "distributed driver circuit". The fabricated chip achieves that the on resistance of 20 V output LDMOS is 9.7mOmega(@drain current=5A, gate voltage=5 V) and the maximum efficiency is 88.9% at output current 5A when the input voltage, the output voltage and switching frequency is 12 V, 1.3 V and 780 KHz, respectively.

[1]  S. Ono,et al.  Multi Chip Module with Minimum Parasitic Inductance for New Generation Voltage Regulator , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[2]  Shintaro Ono,et al.  Design for Efficiency Improvement and Future prediction in Multi Chip Module for DC-DC Converter , 2006 .

[3]  A. Nakagawa.  Evolution of silicon power devices and challenges to material limit , 2006, 2006 25th International Conference on Microelectronics.

[4]  M. Shiraishi,et al.  Low loss and small SiP for DC-DC converters , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[5]  D. Okada,et al.  Breaking the scaling barrier of large area lateral power devices: an 1m/spl Omega/ flip-chip power MOSFET with ultra low gate charge , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[6]  Chin-Yu Tsai,et al.  Lateral thinking about power devices (LDMOS) , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).