A 4-kbit Josephson nondestructive read-out RAM operated at 580 psec and 6.7 mW
暂无分享,去创建一个
Shuichi Nagasawa | Shuichi Tahara | Mutsuo Hidaka | I. Ishida | Y. Wada | Hisanao Tsuge | S. Nagasawa | I. Ishida | M. Hidaka | H. Tsuge | S. Tahara | Y. Wada
[1] S. Hasuo,et al. A capacitively coupled SFQ Josephson memory cell , 1988 .
[2] J. Sone,et al. Resistor coupled Josephson logic , 1982 .
[3] Itaru Kurosawa,et al. Single flux‐quantum Josephson memory cell using a new threshold characteristic , 1983 .
[4] K. Miyahara,et al. An experimental nanosecond Josephson 1K RAM using 5-µm Pb-alloy technology , 1983, IEEE Electron Device Letters.
[5] Shuichi Nagasawa,et al. 570-ps 13-mW Josephson 1-kbit NDRO RAM , 1989 .
[6] Hirotaka Tamura,et al. A 4K Josephson memory , 1989 .
[7] Y. Wada,et al. An AC-powered experimental memory circuit with a resistively loaded sense circuit , 1985, IEEE Electron Device Letters.
[8] J. Greiner,et al. Experimental single flux quantum NDRO Josephson memory cell , 1979 .
[9] Shuichi Tahara,et al. Experimental vortex transitional nondestructive read‐out Josephson memory cell , 1989 .
[10] Shuichi Nagasawa,et al. A fabrication process for a 580 ps 4 kbit Josephson non-destructive read-out RAM , 1991 .
[11] Hiroshi Nakagawa,et al. A 1 kbit Josephson random access memory using variable threshold cells , 1989 .
[12] I. Ishida,et al. Advanced lift‐off planarization process for Josephson integrated circuits , 1988 .