Coupling canceller maximum-likelihood (CCML) detection for multi-level cell NAND flash memory

The floating-gate coupling noise is a major cause of errors in the multi-level cell (MLC) NAND flash memory. In this paper, we propose a coupling canceller maximum-likelihood (CCML) detection for improving the read performance in the MLC NAND flash memory. It estimates the trellis target values of the Viterbi detector during the training. The proposed scheme performs better than conventional threshold detections with and without the coupling canceller on the MLC NAND flash memory.

[1]  Hsie-Chia Chang,et al.  Multi-level memory systems using error control codes , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  G. Groeseneken,et al.  Novel level-identifying circuit for flash multi-level memories , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[3]  Guido Torelli,et al.  Technological and design constraints for multilevel flash memories , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[4]  H. Arakawa,et al.  A 144-Mb, eight-level NAND flash memory with optimized pulsewidth programming , 2000, IEEE Journal of Solid-State Circuits.

[5]  T. Takeshima,et al.  A 98 mm/sup 2/ die size 3.3-V 64-Mb flash memory with FN-NOR type four-level cell , 1996 .

[6]  Yeong-Taek Lee,et al.  A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes , 2001 .

[7]  Greg Atwood,et al.  A multilevel-cell 32 Mb flash memory , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).

[8]  Akihiko Ishitani,et al.  A high capacitive-coupling ratio (HiCR) cell for 3 V-only 64 Mbit and future flash memories , 1993, Proceedings of IEEE International Electron Devices Meeting.

[9]  Hyung-Kyu Lim,et al.  A 117-mm2 3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications , 1996, IEEE J. Solid State Circuits.

[10]  Ken Takeuchi,et al.  A multipage cell architecture for high-speed programming multilevel NAND flash memories , 1998, IEEE J. Solid State Circuits.

[11]  Y. Takeuchi,et al.  A compact on-chip ECC for low cost flash memories , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[12]  Tae-Sung Jung,et al.  A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[14]  T.D. Pham,et al.  A 146-mm/sup 2/ 8-gb multi-level NAND flash memory with 70-nm CMOS technology , 2006, IEEE Journal of Solid-State Circuits.

[15]  Tanaka,et al.  A Multi-page Cell Architecture For High-speed Programming Multi-level NAND Flash Memories , 1997, Symposium 1997 on VLSI Circuits.

[16]  Hiroaki Nasu,et al.  A 146-mm2 8-Gb multi-level NAND flash memory with 70-nm CMOS technology , 2006 .

[17]  K. Imamiya,et al.  A source-line programming scheme for low-voltage operation NAND flash memories , 2000, IEEE Journal of Solid-State Circuits.

[18]  M. Lanzoni,et al.  Program schemes for multilevel flash memories , 2003, Proc. IEEE.

[19]  M. Lanzoni,et al.  Nonvolatile multilevel memories for digital applications , 1998, Proc. IEEE.

[20]  Riichiro Shirota,et al.  A novel Channel Boost Capacitance (CBC) cell technology with low program disturbance suitable for fast programming 4 Gbit NAND flash memories , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[21]  Sang Lyul Min,et al.  A space-efficient flash translation layer for CompactFlash systems , 2002, IEEE Trans. Consumer Electron..

[22]  Zeljko Zilic,et al.  Induced error-correcting code for 2 bit-per-cell multi-level DRAM , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[23]  Jin-Ki Kim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[24]  Changsub Lee,et al.  Program Disturb Phenomenon by DIBL in MLC NAND Flash Device , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.