Sparse Random Signals for Fast Convergence on Invertible Logic

This paper introduces sparse random signals for fast convergence on invertible logic. Invertible logic based on a network of probabilistic nodes (spins), similar to a Boltzmann machine, can compute functions bidirectionally by reducing the network energy to the global minimum with the addition of random signals. Here, we propose using sparse random signals that are generated by replacing a part of the typical dense random signals with zero values in probability. The sparsity of the random signals can induce a relatively relaxed transition of the spin network, reaching the global minimum energy at high probabilities. As a typical design example of invertible logic, invertible adders and multipliers are designed and evaluated. The simulation results show that the convergence speed with the proposed sparse random signals is roughly an order of magnitude faster than that with the conventional dense random signals. In addition, several key parameters are found and could be a guideline for fast convergence on general invertible logic.

[1]  Naoya Onizawa,et al.  VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Kia Bazargan,et al.  Computation on Stochastic Bit Streams Digital Image Processing Case Studies , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  J. Biamonte Non−perturbative k−body to two−body commuting conversion Hamiltonians and embedding problem instances into Ising spins , 2008, 0801.3800.

[4]  Naoya Onizawa,et al.  Efficient CMOS Invertible Logic Using Stochastic Computing , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Vincent C. Gaudet,et al.  Iterative decoding using stochastic computation , 2003 .

[6]  Igor L. Markov,et al.  Synthesis and optimization of reversible circuits—a survey , 2011, CSUR.

[7]  Brian M. Sutton,et al.  Stochastic p-bits for Invertible Logic , 2016, 1610.00377.

[8]  Robert Wille,et al.  Make it reversible: Efficient embedding of non-reversible functions , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[9]  H. Fujita,et al.  A Design Framework for Invertible Logic , 2019, 2019 53rd Asilomar Conference on Signals, Systems, and Computers.

[10]  Howard C. Card,et al.  Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.

[11]  Keshab K. Parhi,et al.  Architectures for Recursive Digital Filters Using Stochastic Computing , 2016, IEEE Transactions on Signal Processing.

[12]  J. D. Biamonte,et al.  Ground-state spin logic , 2012, 1205.1742.

[13]  Shie Mannor,et al.  Majority-Based Tracking Forecast Memories for Stochastic LDPC Decoding , 2010, IEEE Transactions on Signal Processing.

[14]  Shie Mannor,et al.  Stochastic decoding of LDPC codes , 2006, IEEE Communications Letters.

[15]  Naoya Onizawa,et al.  In-Hardware Training Chip Based on CMOS Invertible Logic for Machine Learning , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  John P. Hayes,et al.  Stochastic circuits for real-time image-processing applications , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[17]  Wayne Luk,et al.  FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[18]  Shie Mannor,et al.  Fully Parallel Stochastic LDPC Decoders , 2008, IEEE Transactions on Signal Processing.

[19]  Kerem Yunus Camsari,et al.  Weighted $p$ -Bits for FPGA Implementation of Probabilistic Circuits , 2017, IEEE Transactions on Neural Networks and Learning Systems.

[20]  Naoya Onizawa,et al.  Training Hardware for Binarized Convolutional Neural Network Based on CMOS Invertible Logic , 2020, IEEE Access.

[21]  Hiroyuki Fujita,et al.  Study of Stochastic Invertible Multiplier Designs , 2018, 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[22]  Brian R. Gaines,et al.  Stochastic Computing Systems , 1969 .