Multiplexed switch box architecture in three-dimensional FPGAs to reduce silicon area and improve TSV usage
暂无分享,去创建一个
[1] Mingjie Lin,et al. Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Kia Bazargan,et al. Placement and routing in 3D integrated circuits , 2005, IEEE Design & Test of Computers.
[3] Mingjie Lin,et al. Performance Benefits of Monolithically Stacked 3-D FPGA , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] M. R. Rao,et al. Combinatorial Optimization , 1992, NATO ASI Series.
[5] Mahmut T. Kandemir,et al. Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Dimitrios Soudris,et al. Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support , 2007, 2007 International Conference on Field Programmable Logic and Applications.
[7] Chen Dong,et al. Variation Aware Routing for Three-Dimensional FPGAs , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.
[8] Shashi Shekhar,et al. Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.