A 1-MHz Zero-Voltage-Switching Asymmetrical Half-Bridge DC/DC Converter: Analysis and Design

The asymmetrical half-bridge (AHB) topology discussed in this paper is one of the complementary driven pulse-width modulated converter topologies, which presents an inherent zero-voltage switching (ZVS) capability. In the previous work, the ideal operation of the converter and the ZVS realization process have been analyzed. However, the influence of the circuit parasitics on the output voltage drop and the design constraints of the circuit parameters to ensure the ZVS operation have not been investigated. The minimum load needed to ensure the ZVS operation is also not readily available. This paper presents a detailed and practical design for a 1-MHz AHB converter. A revised voltage transfer ratio of the converter is derived considering the influence of circuit parasitics and the ZVS transition. Two circuit parameters responsible for maintaining the ZVS operation are the transformer leakage inductance and the interlock delay time between the gate signals of two switches. A design method of the two parameters is proposed, which can ensure the ZVS transition. The possible ZVS range of the load variation is also investigated. A 50-W AHB converter with 1-MHz switching frequency was constructed, and a maximum efficiency of 91% was achieved.

[1]  Phua Chee Heng,et al.  Soft-switched DC/DC converter with PWM control , 1993, Proceedings of Intelec 93: 15th International Telecommunications Energy Conference.

[2]  Li Xiao,et al.  Soft switched PWM DC/DC converter with synchronous rectifiers , 1996, Proceedings of Intelec'96 - International Telecommunications Energy Conference.

[3]  Wilson Eberle,et al.  A zero voltage switching asymmetrical half-bridge DC/DC converter with unbalanced secondary windings for improved bandwidth , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[4]  N. Mohan,et al.  Asymmetrical duty cycle permits zero switching loss in PWM circuits with no conduction loss penalty , 1991, Conference Record of the 1991 IEEE Industry Applications Society Annual Meeting.

[5]  Gutidrrez Abascal,et al.  ZERO VOLTAGE SWITCHING IN THE PWM HALF BRIDGE TOPOLOGY WITH COMPLEMENTARY CONTROL AND SYNCHRONOUS RECTIFICATION , 1995 .

[6]  Peng Xu,et al.  The optimization of asymmetric half bridge converter , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[7]  A.M. Khambadkone,et al.  An asymmetrical half bridge DC-DC converter: close loop design in frequency domain , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[8]  Ashwin M. Khambadkone,et al.  Analysis and design of an optimized asymmetrical half-bridge DC-DC converter , 2003, The Fifth International Conference on Power Electronics and Drive Systems, 2003. PEDS 2003..