Architecture and Finite Precision Optimization for Layered LDPC Decoders

Layered decoding is known to provide efficient and high-throughput implementation of LDPC decoders. However, two main issues affect performance and area of practical implementations: quantization and memory. Quantization can strongly degrade performance and memory area can constitute up to 70% of the total area of the decoder implementation. This is the case of the DVB-S2,-T2 and -C2 decoders when considering long frames. This paper is then dedicated to the optimization of these decoders. We first focus on the reduction of the number of quantization bits and propose solutions based on the efficient saturation of the channel values, the extrinsic messages and the a posteriori probabilities (APP). We reduce from 6 to 5 the number of quantization bits for the channel and the extrinsic messages and from 8 to 6 the APPs, without introducing any performance loss. We then consider the optimization of the size of the extrinsic memory considering a multiple code rates decoder. The paper finally presents an optimized fixed-point architecture of a DVB-S2 layered decoder and its implementation on an FPGA device.

[1]  Jean-Luc Danger,et al.  Lambda-Min Decoding Algorithm of Regular and Irregular LDPC Codes , 2003 .

[2]  David J. C. MacKay,et al.  Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.

[3]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[4]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[5]  Marco Alexandre Cravo Gomes,et al.  Flexible Parallel Architecture for DVB-S2 LDPC Decoders , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[6]  Vincent Berg,et al.  Low cost LDPC decoder for DVB-S2 , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  P. Urard,et al.  A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  J.R. Cavallaro,et al.  High Throughput, Parallel, Scalable LDPC Encoder/Decoder Architecture for OFDM Systems , 2006, 2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software.

[9]  P. Sweeney,et al.  Alternative Approximation of Check Node Algorithm for DVB-S2 LDPC Decoder , 2007, 2007 Second International Conference on Systems and Networks Communications (ICSNC 2007).

[10]  Jean-Baptiste Doré.  Optimisation conjointe de codes LDPC (Low Density Parity Check) et de leurs architectures de décodage et mise en oeuvre sur FPGA (Field Programmable Gate Array) , 2007 .

[11]  P. T. Mathiopoulos,et al.  Simplified sum-product algorithm for decoding LDPC codes with optimal performance , 2009 .

[12]  Hengzhu Liu,et al.  Low Complexity DVB-S2 LDPC Decoder , 2009, VTC Spring 2009 - IEEE 69th Vehicular Technology Conference.

[13]  Pascal Urard,et al.  A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  Naresh R. Shanbhag,et al.  Low-power VLSI decoder architectures for LDPC codes , 2002, ISLPED '02.

[15]  Marco Alexandre Cravo Gomes,et al.  HDL Library of Processing Units for Generic and DVB-S2 LDPC Decoding , 2018, SIGMAP.

[16]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[17]  J. Villasenor,et al.  Approximate-MIN constraint node updating for LDPC code decoding , 2003, IEEE Military Communications Conference, 2003. MILCOM 2003..

[18]  Luca Fanucci,et al.  A minimum-latency block-serial architecture of a decoder for IEEE 802.11n LDPC codes , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[19]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[20]  Emmanuel Boutillon,et al.  Conflict resolution for pipelined layered LDPC decoders , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[21]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[22]  Vishwas Sundaramurthy,et al.  Pipelined Block-Serial Decoder Architecture for Structured Ldpc Codes , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[23]  Ajay Dholakia,et al.  Efficient implementations of the sum-product algorithm for decoding LDPC codes , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[24]  Frank Kienle,et al.  A novel LDPC decoder for DVB-S2 IP , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[25]  Luca Fanucci,et al.  Layered Decoding of Non-Layered LDPC Codes , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[26]  Yan Ying,et al.  A cost efficient LDPC decoder for DVB-S2 , 2009, 2009 IEEE 8th International Conference on ASIC.

[27]  C. Toumazou,et al.  64 pH-ISFET averaging array employing global negative current feedback , 2009 .

[28]  D. Declercq,et al.  A DVB-S2 compliant LDPC decoder integrating the Horizontal Shuffle Scheduling , 2006, 2006 International Symposium on Intelligent Signal Processing and Communications.

[29]  Frank Kienle,et al.  A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.

[30]  Alfonso Martinez,et al.  On the Addition of an Input Buffer to an Iterative Decoder for LDPC Codes , 2007, 2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring.

[31]  F. Ashcroft,et al.  VIII. References , 1955 .

[32]  Emmanuel Boutillon,et al.  Conflict Resolution by Matrix Reordering for DVB-T2 LDPC Decoders , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.

[33]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..