A Josephson 4b Microprocessor

phenomenon in the logic circuit, and a Josephson timed inverter (TI) can he fabricated if the power is used as the timing signal. Dual-rail logic was adopted in the ALU and controllers of the microprocessor, and complement signals are made from the input signals by TIS powered by @I . Decoding operations are run in gates powered by 41, reading memory data by 42, and modifying and writing data by $3. The critical path is the route of the carry-signal transmitted from LSB to MSB in the ALU and then the sum signal transferred from the ALU t o the RAM. Forty-one gates were found t o be SESSION XI: HIGH-SPEED LOGIC

[1]  S. Kotani,et al.  A 1ns Josephson 16b ALU , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  S. Kotani,et al.  Josephson 8-bit shift register , 1987 .

[3]  S. Kotani,et al.  9 ps Gate Delay Josephson OR Gate with Modified Variable Threshold Logic , 1985 .

[4]  John R. Mick.  Am2900 Bipolar Microprocessor family , 1975, MICRO 8.

[5]  S. Hasuo,et al.  A 2.5-ps Josephson or gate , 1987, 1987 International Electron Devices Meeting.