NBTI aging analysis and aging-tolerant design of p-type domino AND gatesp

NBTI-induced PMOS transistor aging has become a prominent reliability concern in the nano-scaled IC design. In this paper, the impact of NBTI on the main performances of P-type domino AND gates which are used widely for designing high performance digital integrated circuits, is analyzed by HSPICE simulation. Experimental results show that under 110 degree centigrade, the time delay of the 32nm technology P-type domino AND gate affected by NBTI aging for a decade, increases up to 11.450%, potentially leading to functional failure. Considering the difference of the impact of different part of PMOS transistors NBTI aging on AND gate performance, a new P-type domino AND gate is proposed with multi-threshold voltage PMOS transistors configuration scheme introduced. Compared with the existing P-type domino AND gate, the proposed AND gate can provide 10.397% timing margin for circuit aging with same noise margin and 0.916% power consumption reduced, so that the lifetime of domino circuit is guaranteed.

[1]  Reza Lotfi,et al.  Impact of NBTI on performance of domino logic circuits in nano-scale CMOS , 2011, Microelectron. J..

[2]  Reza Lotfi,et al.  Impacts of NBTI/PBTI on performance of domino logic circuits with high-k metal-gate devices in nanoscale CMOS , 2012, Microelectron. Reliab..

[3]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2006, 2007 IEEE International Electron Devices Meeting.

[4]  Mehdi Baradaran Tahoori,et al.  Power-Aware Minimum NBTI Vector Selection Using a Linear Programming Approach , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  E. Nowak,et al.  High-performance CMOS variability in the 65-nm regime and beyond. IBM J Res And Dev , 2006 .

[6]  J. Ajayan,et al.  High speed low power Full Adder circuit design using current comparison based domino , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).

[7]  Yu Wang,et al.  Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Manisha Pattanaik,et al.  A high-speed circuit design for power reduction & evaluation contention minimization in wide fan-in OR gates , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[9]  Sachin S. Sapatnekar,et al.  GNOMO: Greater-than-NOMinal Vdd operation for BTI mitigation , 2012, 17th Asia and South Pacific Design Automation Conference.

[10]  Reza Lotfi,et al.  An optimization method for NBTI-aware design of domino logic circuits in nano-scale CMOS , 2011, IEICE Electron. Express.

[11]  Kaushik Roy,et al.  Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Diana Marculescu,et al.  Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[13]  Yu Wang,et al.  Assessment of Circuit Optimization Techniques Under NBTI , 2013, IEEE Design & Test.