A formal approach to the scheduling problem in high level synthesis
暂无分享,去创建一个
[1] Ki Soo Hwang,et al. Constrained conditional resource sharing in pipeline synthesis , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[2] Daniel P. Siewiorek,et al. Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] P. Marwedel,et al. A New Synthesis Algorithm for the MIMOLA Software System , 1986, 23rd ACM/IEEE Design Automation Conference.
[4] Alice C. Parker,et al. MAHA: A Program for Datapath Synthesis , 1986, DAC 1986.
[5] G. Goossens,et al. An efficient microcode compiler for custom multiprocessor DSP-systems , 1987 .
[6] Bruce D. Shriver,et al. Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.
[7] Mohamed I. Elmasry,et al. VLSI design synthesis with testability , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[8] T. Kailath,et al. VLSI and Modern Signal Processing , 1984 .
[9] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Albert E. Casavant,et al. Scheduling and hardware sharing in pipelined data paths , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[11] Alice C. Parker,et al. A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic , 1981, 18th Design Automation Conference.
[12] Donald E. Thomas,et al. A Method of Automatic Data Path Synthesis , 1983, 20th Design Automation Conference Proceedings.
[13] Howard Trickey,et al. Flamel: A High-Level Hardware Compiler , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] P. Six,et al. Cathedral-II: A Silicon Compiler for Digital Signal Processing , 1986, IEEE Design & Test of Computers.
[15] Joos Vandewalle,et al. Loop Optimization in Register-Transfer Scheduling for DSP-Systems , 1989, 26th ACM/IEEE Design Automation Conference.
[16] Mohamed I. Elmasry,et al. Architectural synthesis for DSP silicon compilers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Alice C. Parker,et al. Synthesis of Optimal Clocking Schemes , 1985, 22nd ACM/IEEE Design Automation Conference.
[18] Alice C. Parker,et al. Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Alice C. Parker,et al. Tutorial on high-level synthesis , 1988, DAC '88.