More wires and fewer LUTs: a design methodology for FPGAs
暂无分享,去创建一个
Toshiaki Miyazaki | Masaru Katayama | Atsushi Takahara | Takahiro Murooka | Akihiro Tsutsui | Kazuhiro Hayashi | Ken-nosuke Fukami | Takaki Ichimori
[1] Toshiaki Miyazaki,et al. FACT: Co-evaluation Environment for FPGA Architecture and CAD System , 1996, FPL.
[2] Toshiaki Miyazaki,et al. An efficient design environment and algorithms for transport processing FPGA , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.
[3] Toshiaki Miyazaki,et al. An architecture-oriented routing method for FPGAs having rich hierarchical routing resources , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.
[4] Vaughn Betz,et al. Directional bias and non-uniformity in FPGA global routing architectures , 1996, ICCAD 1996.
[5] Toshiaki Miyazaki,et al. PROTEUS: programmable hardware for telecommunication systems , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[6] Charles E. Stroud,et al. Using ILA testing for BIST in FPGAs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[7] STEPHEN BROWN,et al. Minimizing FPGA Interconnect Delays , 1996, IEEE Des. Test Comput..
[8] Vaughn Betz,et al. Directional bias and non-uniformity in FPGA global routing architectures , 1996, Proceedings of International Conference on Computer Aided Design.
[9] Michael Hermann,et al. Fault Modeling and Test Generation for FPGAs , 1994, FPL.
[10] Toshiaki Miyazaki,et al. CAD-oriented FPGA and dedicated CAD system for telecommunications , 1997, FPL.
[11] Toshiaki Miyazaki,et al. Delay Calculation Method for SRAM-based FPGAs (Special Section on VLSI Design and CAD Algorithms) , 1997 .
[12] David Jefferson,et al. A high density embedded array programmable logic architecture , 1996, Proceedings of Custom Integrated Circuits Conference.