ADPLL variables determinations based on phase noise, spur and locking time

This paper presents a methodology to determine all-digital phase-locked loop (ADPLL) circuit variables based on required design specifications, including output phase noise, spur and locking time. An analytical model is developed to characterize the effects of different noise sources on ADPLL output phase noise and fractional spur. Applying the proposed noise model, circuit variables in ADPLL can be properly selected to meet the phase noise, spur and locking time requirements. For model validation, we collect the ADPLL circuit designs published in the recent literature and perform model analysis. The analysis results and hardware measurements show good agreements.

[1]  Pavan Kumar Hanumolu,et al.  A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Tad A. Kwasniewski,et al.  A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[3]  Bram De Muer,et al.  On the analysis of ΔΣ fractional-N frequency synthesizers for high-spectral purity , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Wen Li,et al.  Introduction to phase-locked loop system modeling , 2000 .

[5]  Saska Lindfors,et al.  A 2.4-GHz Low-Power All-Digital Phase-Locked Loop , 2010, IEEE Journal of Solid-State Circuits.

[6]  R.B. Staszewski,et al.  TDC-based frequency synthesizer for wireless applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[7]  Sethapong Limkumnerd,et al.  MATHEMATICAL PHASE NOISE MODEL FOR A PHASE-LOCKED-LOOP , 2005 .

[8]  A. Mehrotra,et al.  Noise analysis of phase-locked loops , 2002 .

[9]  Svetozar S. Broussev,et al.  A Wideband Low Phase-Noise LC-VCO With Programmable $K_{\rm VCO}$ , 2007, IEEE Microwave and Wireless Components Letters.

[10]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.

[11]  Christoph Scheytt,et al.  Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-$N$ PLLs , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[13]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[14]  Nenad Pavlovic,et al.  A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  C. Vogel,et al.  A z-domain model and analysis of phase-domain all-digital phase-locked loops , 2007, Norchip 2007.