An adaptive-resolution signal-specific ADC for sensor-interface applications

In this paper, a signal-specific analog-to-digital converter (ADC) with a new structure is proposed, in which the resolution of the ADC is adaptively adjusted by the activity of the input neural signal. The main advantages of the proposed technique for converting sparse and burst-like signals include (1) output data-rate reduction, and (2) power savings in ADC and its succeeding blocks. These benefits are obtained owing to the truncation of bits along in-active part of the signal. The extra blocks for realizing the proposed adaptive-variable resolution technique are fully-digital, which add minimum complexity and design overhead to the ADC. The proposed ADC has a suitable data compression capability at the expense of a tolerable degradation in quality of the reconstructed signal. The simulation results in a 180 nm CMOS technology show power savings of up to 39.5% and a compression ratio of 3.9×, as compared to the conventional structure.

[1]  Sameer R. Sonkusale,et al.  An Adaptive Resolution Asynchronous ADC Architecture for Data Compression in Energy Constrained Sensing Applications , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Amir M. Sodagar,et al.  Nonlinear Signal-Specific ADC for Efficient Neural Recording in Brain-Machine Interfaces , 2014, IEEE Transactions on Biomedical Circuits and Systems.

[3]  Sreehari Veeramachaneni,et al.  Towards realizing variable resolution analog to digital converters , 2010, 2010 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).

[4]  Hai Phuong. Le,et al.  Ultra-low-power variable-resolution successive approximation ADC for biomedical application , 2005 .

[5]  Jérémie Voix,et al.  Energy Harvesting for In-Ear Devices Using Ear Canal Dynamic Motion , 2014, IEEE Transactions on Industrial Electronics.

[6]  Fan Zhang,et al.  A Batteryless 19 $\mu$W MICS/ISM-Band Energy Harvesting Body Sensor Node SoC for ExG Applications , 2013, IEEE Journal of Solid-State Circuits.

[7]  N. Birbaumer,et al.  Brain-machine interface (BMI) in paralysis. , 2015, Annals of physical and rehabilitation medicine.

[8]  Mohammad Taherzadeh-Sani,et al.  A 10-bit 110 kS/s 1.16 $\mu\hbox{W}$ SA-ADC With a Hybrid Differential/Single-Ended DAC in 180-nm CMOS for Multichannel Biomedical Applications , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Wouter A. Serdijn,et al.  An ECG Recording Front-End With Continuous-Time Level-Crossing Sampling , 2014, IEEE Transactions on Biomedical Circuits and Systems.

[10]  Anantha Chandrakasan,et al.  A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications , 2013, IEEE Journal of Solid-State Circuits.

[11]  Amir M. Sodagar,et al.  Analysis and Design of Tunable Amplifiers for Implantable Neural Recording Applications , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[12]  Naveen Verma,et al.  A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection System , 2010, IEEE Journal of Solid-State Circuits.

[13]  Vladimir Stojanovic,et al.  Design and Analysis of a Hardware-Efficient Compressed Sensing Architecture for Data Compression in Wireless Sensors , 2012, IEEE Journal of Solid-State Circuits.

[14]  Berin Martini,et al.  Continuous Time Level Crossing Sampling ADC for Bio-Potential Recording Systems , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Reza Lotfi,et al.  A Power-Efficient Signal-Specific ADC for Sensor-Interface Applications , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Refet Firat Yazicioglu,et al.  A 30 $\mu$ W Analog Signal Processor ASIC for Portable Biopotential Signal Monitoring , 2011, IEEE Journal of Solid-State Circuits.

[17]  P. Balsara,et al.  Energy-efficient sub-DAC merging scheme for variable resolution SAR ADC , 2014 .

[18]  Veronica Maria Lima Silva,et al.  Non-uniform sampling based ADC architecture using an adaptive level-crossing technique , 2017, I2MTC.

[19]  Arnon D. Cohen,et al.  The weighted diagnostic distortion (WDD) measure for ECG signal compression , 2000, IEEE Transactions on Biomedical Engineering.

[20]  Danny Wen-Yaw Chung,et al.  A Power-Efficient Mixed-Signal Smart ADC Design With Adaptive Resolution and Variable Sampling Rate for Low-Power Applications , 2017, IEEE Sensors Journal.

[21]  J. Goette,et al.  Pseudo Asynchronous Level Crossing adc for ecg Signal Acquisition , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[22]  Chung-Yu Wu,et al.  A Low power 10bit 500kS/s delta-modulated SAR ADC (DMSAR ADC) for implantable medical devices , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[23]  Yannis P. Tsividis,et al.  Signal-Dependent Variable-Resolution Clockless A/D Conversion With Application to Continuous-Time Digital Signal Processing , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Reza Lotfi,et al.  A Level-Crossing Based QRS-Detection Algorithm for Wearable ECG Sensors , 2014, IEEE Journal of Biomedical and Health Informatics.

[25]  Hassan Sepehrian,et al.  A new non-uniform adaptive-sampling successive approximation ADC for biomedical sparse signals , 2013 .

[26]  Wouter A. Serdijn,et al.  A Sub-Microwatt Asynchronous Level-Crossing ADC for Biomedical Applications , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[27]  Yannis P. Tsividis,et al.  Event-Driven Data Acquisition and Digital Signal Processing—A Tutorial , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  Jerker Delsing,et al.  Level-Crossing ADC Performance Evaluation Toward Ultrasound Application , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.