Power estimation tool for sub-micron CMOS VLSI circuits

Accurate and fast time-domain current waveform simulation is important for the design of reliable CMOS VLSI circuits. Previous approaches for switch level current simulations used simple current models that did not match accurately the supply current. In this paper, we present a detailed current model that resulted in a maximum of 10% deviation from the current waveforms as obtained by SPICE LEVEL 3, at peak values and 5% on the average current. Our current model accounts for short-channel effects, input rise times, short-circuit and dynamic current and circuit topology. Moreover, our model produces piecewise linear current waveforms and hence can be easily incorporated in any switch-level simulator. Using our models in an event driven simulator we achieved 3-4 orders of magnitude speed-up relative to SPICE LEVEL 3. Our results forcurrent waveform accuracy outperform previously published methods and in particular for complex CMOS circuits.

[1]  Sung-Mo Kang,et al.  A global delay model for domino cmos circuits with application to transistor sizing , 1990, Int. J. Circuit Theory Appl..

[2]  Robert G. Meyer,et al.  An engineering model for short-channel MOS devices , 1988 .

[3]  H. Grabinski,et al.  Power distribution strategies based on current estimation and simulation of lossy transmission lines in conjunction with power isolation circuits , 1990, 1990 Proceedings. International Conference on Wafer Scale Integration.

[4]  Ping Yang,et al.  SPIDER -- A CAD System for Modeling VLSI Metallization Patterns , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .

[6]  S. Chowdhury,et al.  Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  D.A. Haeussler,et al.  CURRANT: a current prediction software tool using a switch-level simulator , 1989, Proceedings. IEEE Energy and Information Technologies in the Southeast'.

[8]  Yan-Chyuan Shiau,et al.  Time domain current waveform simulation of CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[9]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .