Multiple-Valued Logic-in-Memory VLSI Architecture Based on Floating-Gate-MOS Pass-Transistor Logic (Special Issue on Integrated Electronics and New System Paradigms)

A new logic-in-memory VLSI architecture based on multiple-valued floating-gate-MOS pass-transistor logic is proposed to solve the communication bottleneck between memory and logic modules. Multiple-valued stored data are represented by the threshold voltage of a floating-gate MOS transistor, so that a single floating-gate MOS transistor is effectively employed to merge multiple-valued threshold-literal and pass-switch functions. As an application, a four-valued logicin-memory VLSI for high-speed pattern recognition is also presented. The proposed VLSI detects a stored reference word with the minimum Manhattan distance between a 16-bit input word and 16-bit stored reference words. The effective chip area, the switching delay and the power dissipation of a new four-valued full adder, which is a key component of the proposed logic-inmemory VLSI, are reduced to about 33 percent, 67 percent and 24 percent, respectively, in comparison with those of the corresponding binary CMOS implementation under a 0.5-μm flash EEPROM technology. key words: pass-transistor network, oating-gate MOS transis-

[1]  Allen Gersho,et al.  Vector quantization and signal compression , 1991, The Kluwer international series in engineering and computer science.

[2]  Michitaka Kameyama,et al.  Design and evaluation of a digit-parallel multiple-valued content-addressable memory , 1998, Systems and Computers in Japan.

[3]  T. Hanyu,et al.  Design of a one-transistor-cell multiple-valued CAM , 1996, IEEE Journal of Solid-State Circuits.

[4]  Chenming Hu.  Nonvolatile semiconductor memories : technologies, design, and applications , 1991 .

[5]  William H. Kautz,et al.  Cellular Logic-in-Memory Arrays , 1969, IEEE Transactions on Computers.

[6]  Hyung-Kyu Lim,et al.  A 117-mm2 3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications , 1996, IEEE J. Solid State Circuits.

[7]  Randall L. Geiger,et al.  VLSI Design Techniques for Analog and Digital Circuits , 1989 .

[8]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[9]  J. Borel.  Technologies for multimedia systems on a chip , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[10]  D. Radhakrishnan,et al.  Formal design procedures for pass transistor switching circuits , 1985 .

[11]  T. Kilburn,et al.  Parallel addition in digital computers: a new fast 'carry' circuit , 1959 .

[12]  Takayasu Sakurai,et al.  A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[13]  Michitaka Kameyama,et al.  Multiple-valued floating-gate-MOS pass logic and its application to logic-in-memory VLSI , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).