Design of Low Hardware Complexity Filter Banks for Communications Systems Employing Folding Number System

In this paper, a new architecture to compute 1-D Discrete Wavelet Transform (DWT) based on Folding Number System (FNS) is introduced. Numbers for FNS are extracted directly from analog input without any forward converter like in the Residue Number System (RNS) based DWT. The large Dynamic Range makes the FNS DWT more efficient than those implemented using RNS systems. The proposed 1- D DWT architecture makes use of the relation between the coefficients of the low-pass and high-pass decomposition filters for orthogonal wavelets families to compute the transform with minimum numbers of modular multipliers. These multipliers are based on pipelined Look-Up Tables (LUT). A 6-tap Daubechies analysis filter bank is synthesized at a structural level using VHDL. FLEX10K devices of Altera are used in the simulation of DWT using binary arithmetic, RNS and FNS to evaluate its performance. Simulations show a significant throughput improvement is achieved in the proposed FNS DWT architecture when {2k - 1, 2k, 2k + 1} moduli set is used.

[1]  F. Taylor.  An analysis of the distributed arithmetic digital filter , 1986, IEEE Trans. Acoust. Speech Signal Process..

[2]  Cheng Chen,et al.  A 10-bit 500-MS/s 124-mW Subranging Folding ADC in 0.13 μm CMOS , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[3]  P. A. Ramamoorthy,et al.  A preprocessing architecture for resolution enhancement in high-speed analog-to-digital converters , 1994 .

[4]  Hong Shen,et al.  Adder based residue to binary number converters for (2n-1, 2n, 2n+1) , 2002, IEEE Trans. Signal Process..

[5]  Fred J. Taylor,et al.  RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  Asad A. Abidi,et al.  Signal folding in A/D converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Yuke Wang.  Residue-to-binary converters based on new Chinese remainder theorems , 2000 .

[8]  Phillip E. Pace,et al.  Optimum analog preprocessing for folding ADCs , 1995 .

[9]  A. B. Premkumar,et al.  A modular approach to the computation of convolution sum using distributed arithmetic principles , 1999 .

[10]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[11]  Thanos Stouraitis.  Analogue- and binary-to-residue conversion schemes , 1994 .

[12]  Fred J. Taylor,et al.  Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies , 2003, J. VLSI Signal Process..

[13]  Phillip E. Pace,et al.  A folding ADC preprocessing architecture employing a robust symmetrical number system with gray-code properties , 2000 .

[14]  Damu Radhakrishnan,et al.  A new approach to data conversion: direct analog-to-residue converter , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[15]  Fred J. Taylor,et al.  Design of RNS-based distributed arithmetic DWT filterbanks , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[16]  Javier Ramírez,et al.  An efficient RNS architecture for the computation of discrete wavelet transforms on programmable devices , 2000, 2000 10th European Signal Processing Conference.

[17]  A. P. Preethy,et al.  A VLSI architecture for analog-to-residue conversion , 1999 .

[18]  Phillip E. Pace,et al.  Use of the symmetrical number system in resolving single-frequency undersampling aliases , 1997, IEEE Trans. Signal Process..

[19]  Minkyu Song,et al.  Design of a 6-bit 1GSPS fully folded CMOS A/D converter for Ultra Wide Band (UWB) applications , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[20]  Phillip E. Pace,et al.  High-resolution phase sampled interferometry using symmetrical number systems , 2001 .

[21]  Truong Q. Nguyen,et al.  Wavelets and filter banks , 1996 .

[22]  U. Fiedler,et al.  A high-speed 8 bit A/D converter based on a Gray-code multiple folding circuit , 1979, IEEE Journal of Solid-State Circuits.

[23]  Fred J. Taylor,et al.  Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic , 2002, J. VLSI Signal Process..

[24]  A. S. Madhukumar,et al.  Efficient Sample Rate Conversion in Software Radio Employing Folding Number System , 2009, 2009 IEEE International Conference on Communications.