Full operation of a switching node circuit for superconducting ring network

Abstract We report on the experimental full operation of a processor interface node circuit (an RIF circuit), which is the most important component of our proposed superconducting ring network. This circuit was designed for the prototype three-node ring network system. At over 1 GHz, we successfully operated the packet-validity-checking and validity-setting parts, which include the critical path of the RIF circuit. Our results strongly suggest that GHz-level operation of the RIF circuit is attainable.

[1]  Joonhee Kang,et al.  Single flux quantum circuits for 2.5 Gbps data switching , 1997, IEEE Transactions on Applied Superconductivity.

[2]  Yoshihito Hashimoto,et al.  High-speed testing of Josephson logic circuits by an on-chip signal-pattern generator , 1999 .

[3]  D.Y. Zinoviev,et al.  Feasibility study of RSFQ-based self-routing nonblocking digital switches , 1997, IEEE Transactions on Applied Superconductivity.

[4]  S. Tahara,et al.  A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield , 1995, IEEE Transactions on Applied Superconductivity.

[5]  S. Yorozu,et al.  A superconductive ring-pipelined network system , 1995, IEEE Transactions on Applied Superconductivity.

[6]  B. Murdock,et al.  Superconductive crossbar system for communication applications , 1994 .

[7]  S. Yorozu,et al.  Design and operation of data switching circuits for a superconductive three-node parallel processor interconnection system , 1997, IEEE Transactions on Applied Superconductivity.

[8]  T. Yokota,et al.  A prototype router for the massively parallel computer RWC-1 , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[9]  M. Hosoya,et al.  Superconducting packet switch , 1995, IEEE Transactions on Applied Superconductivity.