Reducing the Multiplier-Complexity of Massively Parallel Polyphase 2D IIR Broadband Beam Filters
暂无分享,去创建一个
[1] P. Vaidyanathan. Multirate Systems And Filter Banks , 1992 .
[2] Leonard T. Bruton,et al. Practical-BIBO stability of n-dimensional discrete systems , 1983 .
[3] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .
[4] Keshab K. Parhi,et al. Look-ahead computation: Improving iteration bound in linear recursions , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.
[5] Arjuna Madanayake,et al. A Systolic Array 2-D IIR Broadband RF Beamformer , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] W. S. Song,et al. One trillion operations per second on-board VLSI signal processor for Discoverer II space based radar , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).
[7] Arjuna Madanayake,et al. A Speed-Optimized Systolic Array Processor Architecture for Spatio-Temporal 2-D IIR Broadband Beam Filters , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] W. S. Song. VLSI bit-level systolic array for radar front-end signal processing , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.
[9] Jerahmie William Radder. Implementation of a High Throughput Variable Decimation Pane Filter Using the Xilinx System Generator , 2003 .
[10] Joseph Lazio. The Square Kilometer Array , 2008 .
[11] Richard T. Schilizzi,et al. The Square Kilometre Array , 2009, Proceedings of the IEEE.
[12] Leonard T. Bruton,et al. Three-dimensional image processing using the concept of network resonance , 1985 .
[13] L.T. Bruton,et al. UWB Beamforming Using 2-D Beam Digital Filters , 2009, IEEE Transactions on Antennas and Propagation.
[14] Arjuna Madanayake,et al. Massively parallel systolic‐array architectures for 2d IIR polyphase space–time plane‐wave beam digital filters , 2012, Int. J. Circuit Theory Appl..
[15] Sean Victor Hum,et al. Experimental Characterization of UWB Beamformers Based on Multidimensional Beam Filters , 2011, IEEE Transactions on Antennas and Propagation.
[16] Michael T. Heideman. Multiplicative complexity, convolution, and the DFT , 1988 .
[17] W.S. Song,et al. High-performance low-power bit-level systolic array signal processor with low-threshold dynamic logic circuits , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).
[18] M.N.S. Swamy,et al. Realization of resistively terminated two-variable lossless ladder networks , 1982 .
[19] By Mark Looney. Advanced Digital Post-Processing Techniques Enhance Performance in Time-Interleaved ADC Systems , 2003 .