High performance single supply CMOS inverter level up shifter for multi-supply voltages domains

A single supply CMOS inverter level shifter (ssqc- ls) for upconverting signals from 0.4V-1V logic level range up to 1.1V power supply domain is introduced. For guaranteing a low energy consumption, the proposed shifter is based on topological modifications of the structure qc-level shifter reported in [1]. For 0.5V input square wave switching at 500MHz, the inverter level shifter ssqc-ls using 1.2V of power supply voltage achieves a 60% of Figure of Merit improvement in comparison against jy-ls [8] with a dual power supply voltage of 0.6V and 1.2V. Post-layout simulation results shown that ssqc-ls reaches a propagation delay of 0.75ns, an energy consumption of only 2.3pJ, and an energy- delay product of 1.73pJns for a capacitive loading condition of 950fF.

[1]  Zhang Bo,et al.  A low power and high speed level shifter with delay circuits , 2013, 2013 International Conference on Communications, Circuits and Systems (ICCCAS).

[2]  Yih-Lang Li,et al.  High-quality global routing for multiple dynamic supply voltage designs , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Nam-Seog Kim,et al.  New dynamic logic-level converters for high performance application , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Saraju P. Mohanty,et al.  A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-V DD SoCs , 2008, ISQED 2008.

[5]  Bin-Da Liu,et al.  A new level converter for low-power applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[7]  Saraju P. Mohanty,et al.  A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[8]  Ricardo Reis,et al.  Exploring more efficient architectures for Multiple Dynamic Supply Voltage designs , 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.

[9]  Wolfgang Pribyl,et al.  Fast and robust level shifters in 65 nm CMOS , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[10]  Saeid Nooshabadi,et al.  High performance CMOS dual supply level shifter for a 0.5V input and 1V output in standard 1.2V 65nm technology process , 2009, 2009 9th International Symposium on Communications and Information Technology.