A Dual-core Embedded System-on-Chip Architecture for Multimedia Signal Processing Applications

This paper presents a dual-core embedded System-on-Chip for a wide range of application fields with particularly high processing demands, including general signal processing, video and audio processing, and a combination of these tasks. It integrates two processor cores and various interfaces onto a single chip, all tied to a 32-bit AMBA AHB bus. The RISC core coordinates the system and performs some reactive tasks, and the DSP core performs transformational tasks with more deterministic and regular behaviors, such as the small and well-defined workloads in multimedia signal processing applications. The DSP core is designed based on Transport Triggered Architecture (TTA) to reduce hardware complexity, get high flexibility and shorten market time. The processor is fabricated in 0.18um standard-cell technology, occupies about 9.7mm, and operates at 266MHz while consuming 670mW average power.

[1]  Junqiang Sun,et al.  Tms320c6000 cpu and instruction set reference guide , 2000 .

[2]  William J. Dally,et al.  Register organization for media processing , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).

[3]  Peter Pirsch,et al.  Instruction Set Extensions for MPEG-4 Video , 1999, J. VLSI Signal Process..

[4]  Damien Lyonnard,et al.  Colif: A Design Representation for Application-Specific Multiprocessor SOCs , 2001, IEEE Des. Test Comput..

[5]  Takahiro Kumura,et al.  VLIW DSP for mobile applications , 2002, IEEE Signal Process. Mag..

[6]  Ha Pham,et al.  A dual-core 64-bit ultraSPARC microprocessor for dense server applications , 2004 .

[7]  Chein-Wei Jen,et al.  A unified processor architecture for RISC & VLIW DSP , 2005, ACM Great Lakes Symposium on VLSI.

[8]  Henk Corporaal,et al.  Code generation for transport triggered architectures , 1994, Code Generation for Embedded Processors.

[9]  Peter Pirsch,et al.  HiBRID-SoC: a multi-core system-on-chip architecture for multimedia signal processing applications , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[10]  M. Singh,et al.  A dual-core 64 b UltraSPARC microprocessor for dense server applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Jr. Earl E. Swartzlander,et al.  VLSI Signal Processing Systems , 1985 .

[12]  Ravi K. Kolagotla,et al.  A 333-MHz dual-MAC DSP architecture for next-generation wireless applications , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).