Criticality based reliability against hardware Trojan attacks for processing of tasks on reconfigurable hardware

Abstract An important aspect of mixed critical systems is to execute tasks of varied criticality on the same platform. The property of full or partial reconfiguration at runtime of reconfigurable hardware or field programmable gate arrays (FPGAs) has satisfied this criterion and facilitated the processing of mixed critical tasks directly on hardware, with the aid of reconfigurable intellectual properties (IPs) or bitstreams procured from various third party IP (3PIP) vendors. However, the existing literature in this arena does not consider the associated hardware threats. Such threats are particularly dangerous as related malware like Hardware Trojan Horses (HTHs) remain dormant during testing and evade detection, but get activated at runtime and jeopardize mission critical applications. Though several works exist on hardware security, none focus on reliability driven mixed critical task processing on reconfigurable hardware against HTH attacks. In this work, we initially explore how HTHs implanted by 3PIP vendors in the bitstreams may cause active attacks. Then, we develop strategies to ensure reliability for processing of mixed critical tasks on reconfigurable hardware. Both periodic and non-periodic, i.e. aperiodic or sporadic tasks are considered. We also focus on resource constrained environments, where we adhere to frequency scaling to facilitate accommodation of tasks on limited resources. We experiment with a variety of bitstreams and performance evaluation is performed via metrics such as task success rate, task rejection rate and task preemption rate.

[1]  Amlan Chakrabarti,et al.  SHIRT (Self Healing Intelligent Real Time) Scheduling for Secure Embedded Task Processing , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).

[2]  Shaahin Hessabi,et al.  Behavioral-level hardware trust: Analysis and enhancement , 2018, Microprocess. Microsystems.

[3]  Mark Mohammad Tehranipoor,et al.  A Novel Built-In Self-Authentication Technique to Prevent Inserting Hardware Trojans , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Petru Eles,et al.  Analysis and optimization of fault-tolerant embedded systems with hardened processors , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[5]  David D. Ward,et al.  ISO 26262 safety cases: Compliance and assurance , 2011 .

[6]  Jeyavijayan Rajendran,et al.  Shielding Heterogeneous MPSoCs From Untrustworthy 3PIPs Through Security- Driven Task Scheduling , 2013, IEEE Transactions on Emerging Topics in Computing.

[7]  Amlan Chakrabarti,et al.  Self Aware SoC Security to Counteract Delay Inducing Hardware Trojans at Runtime , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).

[8]  Debdeep Mukhopadhyay,et al.  Remote Dynamic Clock Reconfiguration Based Attacks on Internet of Things Applications , 2016, 2016 Euromicro Conference on Digital System Design (DSD).

[9]  Paris Kitsos,et al.  On the effects of ring oscillator length and hardware Trojan size on an FPGA-based implementation of AES , 2017, Microprocess. Microsystems.

[10]  Christos A. Papachristou,et al.  MERO: A Statistical Approach for Hardware Trojan Detection , 2009, CHES.

[11]  Ramesh Karri,et al.  Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Miodrag Potkonjak,et al.  Robust and flexible FPGA-based digital PUF , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[13]  Debdeep Mukhopadhyay,et al.  Remote dynamic partial reconfiguration: A threat to Internet-of-Things and embedded security applications , 2017, Microprocess. Microsystems.

[14]  Amlan Chakrabarti,et al.  Reliability Driven Mixed Critical Tasks Processing on FPGAs Against Hardware Trojan Attacks , 2018, 2018 21st Euromicro Conference on Digital System Design (DSD).

[15]  Ranjan Ghosh,et al.  Co-Scheduling Persistent Periodic and Dynamic Aperiodic Real-Time Tasks on Reconfigurable Platforms , 2018, IEEE Transactions on Multi-Scale Computing Systems.

[16]  John M. Rushby,et al.  New challenges in certification for aircraft software , 2011, 2011 Proceedings of the Ninth ACM International Conference on Embedded Software (EMSOFT).

[17]  Swarup Bhunia,et al.  Design and Validation for FPGA Trust under Hardware Trojan Attacks , 2016, IEEE Transactions on Multi-Scale Computing Systems.

[18]  Sanjoy K. Baruah,et al.  Towards the Design of Certifiable Mixed-criticality Systems , 2010, 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium.

[19]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[20]  Christos A. Papachristou,et al.  Dynamic evaluation of hardware trust , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.

[21]  Amlan Chakrabarti,et al.  Stigmergy-Based Security for SoC Operations From Runtime Performance Degradation of SoC Components , 2019, ACM Trans. Embed. Comput. Syst..

[22]  Tadashi Miyazaki,et al.  Application of FPGA to Nuclear Power Plant I&C Systems , 2014 .

[23]  Paris Kitsos,et al.  Run-Time Effect by Inserting Hardware Trojans, in Combinational Circuits , 2017, 2017 Euromicro Conference on Digital System Design (DSD).

[24]  J.-Y. Jou,et al.  Efficient coverage analysis metric for HDL design validation , 2001 .

[25]  Farinaz Koushanfar,et al.  Time-Bounded Authentication of FPGAs , 2011, IEEE Transactions on Information Forensics and Security.

[26]  Kaushik Roy,et al.  Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis , 2013, IEEE Transactions on Computers.

[27]  Cristiana Bolchini,et al.  Reliability-Driven System-Level Synthesis for Mixed-Critical Embedded Systems , 2013, IEEE Transactions on Computers.