Energy and peak-current per-cycle estimation at RTL

We present novel macromodeling techniques for estimating the energy dissipated and peak-current drawn in a logic circuit for every input vector pair (we call this the energy-per-cycle and peak-current-per-cycle, respectively). The macromodels are based on classifying the input vector pairs on the basis of their Hamming distances and using a different equation-based macromodel for every Hamming distance. The variables of our macromodel are the zero-delay transition counts at three logic levels inside the circuit. We present an automatic characterization process by which such macromodels can be constructed. The energy-per-cycle macromodel provides a transient energy waveform, and can also be used to estimate the moving average energy over any time window, whereas peak-current-per-cycle macromodel provides peak-current which can be used for studying IR drop problems. Some key features of this technique are: 1) the models are compact (linear in the number of inputs); 2) they can be used for any input sequence; and 3) the characterization is automatic and requires no user intervention. These approaches have been implemented and models have been built and tested for many circuits. The average errors observed in estimating the energy-per-cycle and peak-current-per-cycle are under 20%. The energy-per-cycle model can also be used to measure the long-term average power, with an observed error of under 10% on average.

[1]  Massoud Pedram,et al.  Cycle-accurate macro-models for RT-level power analysis , 1997, ISLPED '97.

[2]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[3]  Luca Benini,et al.  Characterization-free behavioral power modeling , 1998, Proceedings Design, Automation and Test in Europe.

[4]  Radu Marculescu,et al.  Information theoretic measures of energy consumption at register transfer level , 1995, ISLPED '95.

[5]  V. Barnett,et al.  Applied Linear Statistical Models , 1975 .

[6]  L. Benini,et al.  Node sampling: a robust RTL power modeling approach , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[7]  Kaushik Roy,et al.  A power macromodeling technique based on power sensitivity , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[8]  Paul E. Landman High-level power estimation , 1996, ISLPED.

[9]  Farid N. Najm,et al.  Power modeling for high-level power estimation , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Radu Marculescu,et al.  Information theoretic measures for power analysis [logic design] , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Farid N. Najm,et al.  Transition density: a new measure of activity in digital circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Farid N. Najm,et al.  Analytical model for high level power modeling of combinational and sequential circuits , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[13]  Farid N. Najm,et al.  Statistical Estimation of the Switching Activity in Digital Circuitsy , 1994, 31st Design Automation Conference.

[14]  Sujit Dey,et al.  Register-transfer level estimation techniques for switching activity and power consumption , 1996, Proceedings of International Conference on Computer Aided Design.

[15]  Massoud Pedram,et al.  Cycle-accurate macro-models for RT-level power analysis , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Farid N. Najm,et al.  Towards a high-level power estimation capability [digital ICs] , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  K. Roy,et al.  Estimation of power sensitivity in sequential circuits with power macromodeling application , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[18]  Ibrahim N. Hajj,et al.  Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Farid N. Najm,et al.  Towards a high-level power estimation capability , 1995, ISLPED '95.

[20]  Lennart Ljung,et al.  System Identification: Theory for the User , 1987 .

[21]  Farid N. Najm,et al.  Energy-per-cycle estimation at RTL , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[22]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[23]  Michael H. Kutner Applied Linear Statistical Models , 1974 .

[24]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Mary Jane Irwin,et al.  Energy characterization based on clustering , 1996, DAC '96.