Reliability-driven pin assignment optimization to improve in-orbit soft-error rate

Abstract Electronics are increasingly susceptible to energetic particle interactions within the silicon. In order to improve the circuit reliability under radiation effects, several hardening techniques have been adopted in the design flow of VLSI systems. This paper proposes a pin assignment optimization in logic gates to reduce the Single-Event Transient (SET) cross-section and improve the in-orbit soft-error rate. Signal probability propagation is used to assign the lowest probability to the most sensitive input combination of the circuit by rewiring or pin swapping. The cell optimization can reach up to 48% reduction on the soft-error rate. For the analyzed arithmetic benchmark circuits, an optimized cell netlist can achieve from 8% to 28% reduction on the SET cross-section and in-orbit soft-error rate at no cost in the circuit design area. Additionally, as the pin swapping is a layout-friendly technique, the optimization does not impact on the cell placement and it can be adopted along with other hardening techniques in the logic and physical synthesis.

[1]  Denis Teixeira Franco,et al.  Signal probability for reliability evaluation of logic circuits , 2008, Microelectron. Reliab..

[2]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[3]  Edward J. McCluskey,et al.  Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.

[4]  Shuming Chen,et al.  A Constrained Layout Placement Approach to Enhance Pulse Quenching Effect in Large Combinational Circuits , 2014, IEEE Transactions on Device and Materials Reliability.

[5]  Paul D. Franzon,et al.  FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).

[6]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[7]  Dhiraj K. Pradhan,et al.  Improved Multiple Faults-Aware Placement Strategy: Reducing the Overheads and Error Rates in Digital Circuits , 2017, IEEE Transactions on Reliability.

[8]  R. Baumann.  The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.

[9]  Bao Liu.  Signal Probability Based Statistical Timing Analysis , 2008, 2008 Design, Automation and Test in Europe.

[10]  Harry B. Hunt,et al.  On Computing Signal Probability and Detection Probability of Stuck-at Faults , 1990, IEEE Trans. Computers.

[11]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Denis Teixeira Franco,et al.  Reliability analysis of logic circuits based on signal probability , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[13]  B. L. Bhuva,et al.  Reliability-Aware Synthesis of Combinational Logic With Minimal Performance Penalty , 2013, IEEE Transactions on Nuclear Science.

[14]  F. Saigné,et al.  Radiation hardening efficiency of gate sizing and transistor stacking based on standard cells , 2019, Microelectronics Reliability.

[15]  F. Wrobel,et al.  Impact of Complex Logic Cell Layout on the Single-Event Transient Sensitivity , 2019, IEEE Transactions on Nuclear Science.

[16]  Robert K. Brayton,et al.  Advanced Techniques in Logic Synthesis, Optimizations and Applications , 2010 .

[17]  William H. Robinson,et al.  Alternative Standard Cell Placement Strategies for Single-Event Multiple-Transient Mitigation , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[18]  L. W. Massengill,et al.  Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.

[19]  Vincent Pouget,et al.  Mitigation and Predictive Assessment of SET Immunity of Digital Logic Circuits for Space Missions , 2020, Aerospace.

[20]  Frédéric Saigné,et al.  MC-ORACLE: A tool for predicting Soft Error Rate , 2011, Comput. Phys. Commun..

[21]  Hao Chen,et al.  Reliability evaluation of logic circuits using probabilistic gate models , 2011, Microelectron. Reliab..

[22]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.