A high gain low noise amplifier design & comparative analysis with other MOS-topologies for Bluetooth applications at 130nm CMOS

The design procedure with the optimum performance of a Low Noise Amplifier (LNA) is presented. The noise performance, Linearity, power dissipation and high gain feature of an LNA have been qualitatively analyzed and finally an optimum LNA design topology has been tried to achieve, among possible common source (C-S) architectures with 0.13μm CMOS process. The design has been targeted on the Bluetooth application range (2.4GHz-2.6GHz), due to its wide usage and popularity with the supply ranging in 1.5/2.5V. Basic Common-source LNA with inductive source degeneration, Cascode-LNA and Cascode-LNA with C-S stage have been designed and compared for the optimum results for Linearity, gain, noise and power. The development of all three LNA topologies have lead to provide the noise figure of 1.25dB with a forward gain of 33dB and a very low power consumption with two stage cascoded common source LNA topology. The LNA is designed and simulated on Advanced Design System (ADS) from Agilent with UMC 0.13μm RF CMOS process.

[1]  Huey-Ru Chuang,et al.  A 5.7-GHz 0.18-μm CMOS gain-controlled differential LNA with current reuse for WLAN receiver , 2003 .

[2]  Samuel Y. Liao,et al.  Microwave Circuit Analysis and Amplifier Design , 1986 .

[3]  Mirjana Videnovic-Misic,et al.  Comparison of various 2.4GHz LNA topologies , 2010, 6th Conference on Ph.D. Research in Microelectronics & Electronics.

[4]  Yeo Kiat Seng,et al.  A modified architecture used for input matching in CMOS low-noise amplifiers , 2005 .

[5]  J. M. Fournier,et al.  Noise contribution in a fully integrated 1-V, 2.5-GHz LNA in CMOS-SOI technology , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[6]  Jaeyoung Choi,et al.  A Highly Linear 1 GHz 1.3 dB NF CMOS Low-Noise Amplifier With Complementary Transconductance Linearization , 2014, IEEE Journal of Solid-State Circuits.

[7]  Rashad Ramzan,et al.  Highly linear inductively degenerated 0.13μm CMOS LNA using FDC technique , 2014, 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[8]  Norman Dye,et al.  Radio Frequency Transistors: Principles and Practical Applications , 2001 .

[9]  S. A. Z. Murad,et al.  A review of LNA topologies for wireless applications , 2014, 2014 2nd International Conference on Electronic Design (ICED).

[10]  D.J. Comer,et al.  Using the weak inversion region to optimize input stage design of CMOS op amps , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[11]  Mou Shouxian,et al.  A modified architecture used for input matching in CMOS low-noise amplifiers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Changkun Park,et al.  A CMOS LNA Using a Harmonic Rejection Technique to Enhance Its Linearity , 2014, IEEE Microwave and Wireless Components Letters.

[13]  S.K. Alam,et al.  A Novel 2.4 GHz CMOS Variable Gain Low Noise Amplifier Design for Bluetooth and Wireless LAN Applications , 2007, 2007 Digest of Technical Papers International Conference on Consumer Electronics.

[14]  P. Sakalas,et al.  A K-band high gain, low noise figure LNA using 0.13 μm logic CMOS technology , 2015, 2015 10th European Microwave Integrated Circuits Conference (EuMIC).

[15]  Yo-Sheng Lin,et al.  High-Performance Wideband Low-Noise Amplifier Using Enhanced $\pi$-Match Input Network , 2014, IEEE Microwave and Wireless Components Letters.

[16]  Ro-Min Weng,et al.  A 2 V 2.4 GHz fully integrated CMOS LNA with Q-enhancement circuit , 2001, APMC 2001. 2001 Asia-Pacific Microwave Conference (Cat. No.01TH8577).

[17]  Mourad N. El-Gamal,et al.  Design of a 1.5 V CMOS integrated 3 GHz LNA , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[18]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[19]  N.M. Noh,et al.  A 0.13µm inductively degenerated cascode CMOS LNA at 2.14GHz , 2011, 2011 IEEE Symposium on Industrial Electronics and Applications.

[20]  Ayari Nadia,et al.  A low power low noise CMOS amplifier for Bluetooth applications , 2013, 2013 International Conference on Applied Electronics.